mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-07 14:33:15 +00:00
Essentially the same as the GEP change in r230786. A similar migration script can be used to update test cases, though a few more test case improvements/changes were required this time around: (r229269-r229278) import fileinput import sys import re pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)") for line in sys.stdin: sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line)) Reviewers: rafael, dexonsmith, grosser Differential Revision: http://reviews.llvm.org/D7649 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
27 lines
760 B
LLVM
27 lines
760 B
LLVM
; RUN: llc -march=x86 -mcpu=i486 -o - %s | FileCheck %s
|
|
|
|
; Main test here was that ISelDAG could cope with a MachineNode in the chain
|
|
; from the first load to the "X86ISD::SUB". Previously it thought that meant no
|
|
; cycle could be formed so it tried to use "sub (%eax), [[RHS]]".
|
|
|
|
define void @gst_atomic_queue_push(i32* %addr) {
|
|
; CHECK-LABEL: gst_atomic_queue_push:
|
|
; CHECK: movl (%eax), [[LHS:%e[a-z]+]]
|
|
; CHECK: lock
|
|
; CHECK-NEXT: orl
|
|
; CHECK: movl (%eax), [[RHS:%e[a-z]+]]
|
|
; CHECK: cmpl [[LHS]], [[RHS]]
|
|
|
|
entry:
|
|
br label %while.body
|
|
|
|
while.body:
|
|
%0 = load volatile i32, i32* %addr, align 4
|
|
fence seq_cst
|
|
%1 = load volatile i32, i32* %addr, align 4
|
|
%cmp = icmp sgt i32 %1, %0
|
|
br i1 %cmp, label %while.body, label %if.then
|
|
|
|
if.then:
|
|
ret void
|
|
} |