mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-16 11:30:51 +00:00
8dcc5c0996
Update of some of the VSX test cases for Power to check fast-isel codegen as well as the regular codegen. http://reviews.llvm.org/D6357 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@223509 91177308-0d34-0410-b5e6-96231b3b80d8
56 lines
1.4 KiB
LLVM
56 lines
1.4 KiB
LLVM
; RUN: llc -mcpu=pwr8 -mattr=+power8-vector < %s | FileCheck %s
|
|
; RUN: llc -mcpu=pwr8 -mattr=+power8-vector < %s | FileCheck -check-prefix=CHECK-REG %s
|
|
; RUN: llc -mcpu=pwr8 -mattr=+power8-vector -fast-isel -O0 < %s | FileCheck %s
|
|
; RUN: llc -mcpu=pwr8 -mattr=+power8-vector -fast-isel -O0 < %s | FileCheck -check-prefix=CHECK-FISL %s
|
|
target datalayout = "E-m:e-i64:64-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
; Unaligned loads/stores on P8 and later should use VSX where possible.
|
|
|
|
define <2 x double> @test28u(<2 x double>* %a) {
|
|
%v = load <2 x double>* %a, align 8
|
|
ret <2 x double> %v
|
|
|
|
; CHECK-LABEL: @test28u
|
|
; CHECK: lxvd2x 34, 0, 3
|
|
; CHECK: blr
|
|
}
|
|
|
|
define void @test29u(<2 x double>* %a, <2 x double> %b) {
|
|
store <2 x double> %b, <2 x double>* %a, align 8
|
|
ret void
|
|
|
|
; CHECK-LABEL: @test29u
|
|
; CHECK: stxvd2x 34, 0, 3
|
|
; CHECK: blr
|
|
}
|
|
|
|
define <4 x float> @test32u(<4 x float>* %a) {
|
|
%v = load <4 x float>* %a, align 8
|
|
ret <4 x float> %v
|
|
|
|
; CHECK-REG-LABEL: @test32u
|
|
; CHECK-REG: lxvw4x 34, 0, 3
|
|
; CHECK-REG: blr
|
|
|
|
; CHECK-FISL-LABEL: @test32u
|
|
; CHECK-FISL: lxvw4x 0, 0, 3
|
|
; CHECK-FISL: xxlor 34, 0, 0
|
|
; CHECK-FISL: blr
|
|
}
|
|
|
|
define void @test33u(<4 x float>* %a, <4 x float> %b) {
|
|
store <4 x float> %b, <4 x float>* %a, align 8
|
|
ret void
|
|
|
|
; CHECK-REG-LABEL: @test33u
|
|
; CHECK-REG: stxvw4x 34, 0, 3
|
|
; CHECK-REG: blr
|
|
|
|
; CHECK-FISL-LABEL: @test33u
|
|
; CHECK-FISL: vor 3, 2, 2
|
|
; CHECK-FISL: stxvw4x 35, 0, 3
|
|
; CHECK-FISL: blr
|
|
}
|
|
|