mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-24 22:32:47 +00:00
5d6365c80c
This is mostly achieved by providing the correct register class manually, because getRegClassFor always returns the GPR*AllRegClass for MVT::i32 and MVT::i64. Also cleanup the code to use the FastEmitInst_* method whenever possible. This makes sure that the operands' register class is properly constrained. For all the remaining cases this adds the missing constrainOperandRegClass calls for each operand. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@216225 91177308-0d34-0410-b5e6-96231b3b80d8
26 lines
762 B
LLVM
26 lines
762 B
LLVM
; This test should cause the TargetMaterializeAlloca to be invoked
|
|
; RUN: llc -O0 -fast-isel-abort -verify-machineinstrs -mtriple=arm64-apple-darwin < %s | FileCheck %s
|
|
|
|
%struct.S1Ty = type { i64 }
|
|
%struct.S2Ty = type { %struct.S1Ty, %struct.S1Ty }
|
|
|
|
define void @takeS1(%struct.S1Ty* %V) nounwind {
|
|
entry:
|
|
%V.addr = alloca %struct.S1Ty*, align 8
|
|
store %struct.S1Ty* %V, %struct.S1Ty** %V.addr, align 8
|
|
ret void
|
|
}
|
|
|
|
define void @main() nounwind {
|
|
entry:
|
|
; CHECK: main
|
|
; CHECK: mov x29, sp
|
|
; CHECK: mov x[[REG:[0-9]+]], sp
|
|
; CHECK-NEXT: orr x[[REG1:[0-9]+]], xzr, #0x8
|
|
; CHECK-NEXT: add x0, x[[REG]], x[[REG1]]
|
|
%E = alloca %struct.S2Ty, align 4
|
|
%B = getelementptr inbounds %struct.S2Ty* %E, i32 0, i32 1
|
|
call void @takeS1(%struct.S1Ty* %B)
|
|
ret void
|
|
}
|