mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-04 07:29:20 +00:00
d1e8d9c0a5
- Ensure that (operation) legalization emits proper FDIV libcall when needed. - Fix various bugs encountered during llvm-spu-gcc build, along with various cleanups. - Start supporting double precision comparisons for remaining libgcc2 build. Discovered interesting DAGCombiner feature, which is currently solved via custom lowering (64-bit constants are not legal on CellSPU, but DAGCombiner insists on inserting one anyway.) - Update README. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@62664 91177308-0d34-0410-b5e6-96231b3b80d8
44 lines
1.3 KiB
LLVM
44 lines
1.3 KiB
LLVM
; RUN: llvm-as -o - %s | llc -march=cellspu > %t1.s
|
|
; RUN: grep fsmbi %t1.s | count 2
|
|
; RUN: grep 32768 %t1.s | count 2
|
|
; RUN: grep xor %t1.s | count 4
|
|
; RUN: grep and %t1.s | count 4
|
|
; RUN: grep andbi %t1.s | count 2
|
|
target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128-s0:128:128"
|
|
target triple = "spu"
|
|
|
|
define double @fneg_dp(double %X) {
|
|
%Y = sub double -0.000000e+00, %X
|
|
ret double %Y
|
|
}
|
|
|
|
define <2 x double> @fneg_dp_vec(<2 x double> %X) {
|
|
%Y = sub <2 x double> < double -0.0000e+00, double -0.0000e+00 >, %X
|
|
ret <2 x double> %Y
|
|
}
|
|
|
|
define float @fneg_sp(float %X) {
|
|
%Y = sub float -0.000000e+00, %X
|
|
ret float %Y
|
|
}
|
|
|
|
define <4 x float> @fneg_sp_vec(<4 x float> %X) {
|
|
%Y = sub <4 x float> <float -0.000000e+00, float -0.000000e+00,
|
|
float -0.000000e+00, float -0.000000e+00>, %X
|
|
ret <4 x float> %Y
|
|
}
|
|
|
|
declare double @fabs(double)
|
|
|
|
declare float @fabsf(float)
|
|
|
|
define double @fabs_dp(double %X) {
|
|
%Y = call double @fabs( double %X ) ; <double> [#uses=1]
|
|
ret double %Y
|
|
}
|
|
|
|
define float @fabs_sp(float %X) {
|
|
%Y = call float @fabsf( float %X ) ; <float> [#uses=1]
|
|
ret float %Y
|
|
}
|