mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-26 21:30:32 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
31 lines
768 B
LLVM
31 lines
768 B
LLVM
; RUN: llc -march=hexagon -mcpu=hexagonv4 < %s | FileCheck %s
|
|
; Check that we generate new value jump, both registers, with one
|
|
; of the registers as new.
|
|
|
|
@Reg = common global i8 0, align 1
|
|
define i32 @main() nounwind {
|
|
entry:
|
|
; CHECK: if (cmp.gt(r{{[0-9]+}}.new, r{{[0-9]+}})) jump:{{[t|nt]}} .LBB{{[0-9]+}}_{{[0-9]+}}
|
|
%Reg2 = alloca i8, align 1
|
|
%0 = load i8, i8* %Reg2, align 1
|
|
%conv0 = zext i8 %0 to i32
|
|
%1 = load i8, i8* @Reg, align 1
|
|
%conv1 = zext i8 %1 to i32
|
|
%tobool = icmp sle i32 %conv0, %conv1
|
|
br i1 %tobool, label %if.then, label %if.else
|
|
|
|
if.then:
|
|
call void @bar(i32 1, i32 2)
|
|
br label %if.end
|
|
|
|
if.else:
|
|
call void @baz(i32 10, i32 20)
|
|
br label %if.end
|
|
|
|
if.end:
|
|
ret i32 0
|
|
}
|
|
|
|
declare void @bar(i32, i32)
|
|
declare void @baz(i32, i32)
|