mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-26 21:30:32 +00:00
793ce99ea7
As on other hosts, the CPU identification instruction is priveleged, so we need to look through /proc/cpuinfo. I copied the PowerPC way of handling "generic". Several tests were implicitly assuming z10 and so failed on z196. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@193742 91177308-0d34-0410-b5e6-96231b3b80d8
175 lines
3.9 KiB
LLVM
175 lines
3.9 KiB
LLVM
; Test SETCC for every floating-point condition. The tests here assume that
|
|
; RISBLG isn't available.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z10 | FileCheck %s
|
|
|
|
; Test CC in { 0 }
|
|
define i32 @f1(float %a, float %b) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: ipm %r2
|
|
; CHECK-NEXT: afi %r2, -268435456
|
|
; CHECK-NEXT: srl %r2, 31
|
|
; CHECK: br %r14
|
|
%cond = fcmp oeq float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|
|
|
|
; Test CC in { 1 }
|
|
define i32 @f2(float %a, float %b) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: ipm %r2
|
|
; CHECK-NEXT: xilf %r2, 268435456
|
|
; CHECK-NEXT: afi %r2, -268435456
|
|
; CHECK-NEXT: srl %r2, 31
|
|
; CHECK: br %r14
|
|
%cond = fcmp olt float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|
|
|
|
; Test CC in { 0, 1 }
|
|
define i32 @f3(float %a, float %b) {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK: ipm %r2
|
|
; CHECK-NEXT: afi %r2, -536870912
|
|
; CHECK-NEXT: srl %r2, 31
|
|
; CHECK: br %r14
|
|
%cond = fcmp ole float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|
|
|
|
; Test CC in { 2 }
|
|
define i32 @f4(float %a, float %b) {
|
|
; CHECK-LABEL: f4:
|
|
; CHECK: ipm %r2
|
|
; CHECK-NEXT: xilf %r2, 268435456
|
|
; CHECK-NEXT: afi %r2, 1342177280
|
|
; CHECK-NEXT: srl %r2, 31
|
|
; CHECK: br %r14
|
|
%cond = fcmp ogt float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|
|
|
|
; Test CC in { 0, 2 }
|
|
define i32 @f5(float %a, float %b) {
|
|
; CHECK-LABEL: f5:
|
|
; CHECK: ipm [[REG:%r[0-5]]]
|
|
; CHECK-NEXT: xilf [[REG]], 4294967295
|
|
; CHECK-NEXT: risbg %r2, [[REG]], 63, 191, 36
|
|
; CHECK: br %r14
|
|
%cond = fcmp oge float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|
|
|
|
; Test CC in { 1, 2 }
|
|
define i32 @f6(float %a, float %b) {
|
|
; CHECK-LABEL: f6:
|
|
; CHECK: ipm [[REG:%r[0-5]]]
|
|
; CHECK-NEXT: afi [[REG]], 268435456
|
|
; CHECK-NEXT: risbg %r2, [[REG]], 63, 191, 35
|
|
; CHECK: br %r14
|
|
%cond = fcmp one float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|
|
|
|
; Test CC in { 0, 1, 2 }
|
|
define i32 @f7(float %a, float %b) {
|
|
; CHECK-LABEL: f7:
|
|
; CHECK: ipm %r2
|
|
; CHECK-NEXT: afi %r2, -805306368
|
|
; CHECK-NEXT: srl %r2, 31
|
|
; CHECK: br %r14
|
|
%cond = fcmp ord float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|
|
|
|
; Test CC in { 3 }
|
|
define i32 @f8(float %a, float %b) {
|
|
; CHECK-LABEL: f8:
|
|
; CHECK: ipm %r2
|
|
; CHECK-NEXT: afi %r2, 1342177280
|
|
; CHECK-NEXT: srl %r2, 31
|
|
; CHECK: br %r14
|
|
%cond = fcmp uno float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|
|
|
|
; Test CC in { 0, 3 }
|
|
define i32 @f9(float %a, float %b) {
|
|
; CHECK-LABEL: f9:
|
|
; CHECK: ipm [[REG:%r[0-5]]]
|
|
; CHECK-NEXT: afi [[REG]], -268435456
|
|
; CHECK-NEXT: risbg %r2, [[REG]], 63, 191, 35
|
|
; CHECK: br %r14
|
|
%cond = fcmp ueq float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|
|
|
|
; Test CC in { 1, 3 }
|
|
define i32 @f10(float %a, float %b) {
|
|
; CHECK-LABEL: f10:
|
|
; CHECK: ipm [[REG:%r[0-5]]]
|
|
; CHECK-NEXT: risbg %r2, [[REG]], 63, 191, 36
|
|
; CHECK: br %r14
|
|
%cond = fcmp ult float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|
|
|
|
; Test CC in { 0, 1, 3 }
|
|
define i32 @f11(float %a, float %b) {
|
|
; CHECK-LABEL: f11:
|
|
; CHECK: ipm %r2
|
|
; CHECK-NEXT: xilf %r2, 268435456
|
|
; CHECK-NEXT: afi %r2, -805306368
|
|
; CHECK-NEXT: srl %r2, 31
|
|
; CHECK: br %r14
|
|
%cond = fcmp ule float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|
|
|
|
; Test CC in { 2, 3 }
|
|
define i32 @f12(float %a, float %b) {
|
|
; CHECK-LABEL: f12:
|
|
; CHECK: ipm [[REG:%r[0-5]]]
|
|
; CHECK-NEXT: risbg %r2, [[REG]], 63, 191, 35
|
|
; CHECK: br %r14
|
|
%cond = fcmp ugt float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|
|
|
|
; Test CC in { 0, 2, 3 }
|
|
define i32 @f13(float %a, float %b) {
|
|
; CHECK-LABEL: f13:
|
|
; CHECK: ipm %r2
|
|
; CHECK-NEXT: xilf %r2, 268435456
|
|
; CHECK-NEXT: afi %r2, 1879048192
|
|
; CHECK-NEXT: srl %r2, 31
|
|
; CHECK: br %r14
|
|
%cond = fcmp uge float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|
|
|
|
; Test CC in { 1, 2, 3 }
|
|
define i32 @f14(float %a, float %b) {
|
|
; CHECK-LABEL: f14:
|
|
; CHECK: ipm %r2
|
|
; CHECK-NEXT: afi %r2, 1879048192
|
|
; CHECK-NEXT: srl %r2, 31
|
|
; CHECK: br %r14
|
|
%cond = fcmp une float %a, %b
|
|
%res = zext i1 %cond to i32
|
|
ret i32 %res
|
|
}
|