mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-24 23:29:41 +00:00
92b4f20346
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@182832 91177308-0d34-0410-b5e6-96231b3b80d8
107 lines
3.0 KiB
C++
107 lines
3.0 KiB
C++
//===-- AMDGPUSubtarget.cpp - AMDGPU Subtarget Information ----------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
/// \brief Implements the AMDGPU specific subclass of TargetSubtarget.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "AMDGPUSubtarget.h"
|
|
|
|
using namespace llvm;
|
|
|
|
#define GET_SUBTARGETINFO_ENUM
|
|
#define GET_SUBTARGETINFO_TARGET_DESC
|
|
#define GET_SUBTARGETINFO_CTOR
|
|
#include "AMDGPUGenSubtargetInfo.inc"
|
|
|
|
AMDGPUSubtarget::AMDGPUSubtarget(StringRef TT, StringRef CPU, StringRef FS) :
|
|
AMDGPUGenSubtargetInfo(TT, CPU, FS), DumpCode(false) {
|
|
InstrItins = getInstrItineraryForCPU(CPU);
|
|
|
|
memset(CapsOverride, 0, sizeof(*CapsOverride)
|
|
* AMDGPUDeviceInfo::MaxNumberCapabilities);
|
|
// Default card
|
|
StringRef GPU = CPU;
|
|
Is64bit = false;
|
|
DefaultSize[0] = 64;
|
|
DefaultSize[1] = 1;
|
|
DefaultSize[2] = 1;
|
|
HasVertexCache = false;
|
|
ParseSubtargetFeatures(GPU, FS);
|
|
DevName = GPU;
|
|
Device = AMDGPUDeviceInfo::getDeviceFromName(DevName, this, Is64bit);
|
|
|
|
// FIXME: The code in the comment below was the original code. But the
|
|
// condition is always true, generating a warning when compiled with
|
|
// gcc. Vincent Lejeune indicated in a mail to llvm-commits 2013-05-23 that he
|
|
// will look into this. The code 'TexVTXClauseSize = 16' is just a temporary
|
|
// equivalent replacement, to get rid of the compiler warning.
|
|
|
|
// TexVTXClauseSize = (Device->getGeneration() >= AMDGPUDeviceInfo::HD4XXX)?16:8;
|
|
|
|
TexVTXClauseSize = 16;
|
|
}
|
|
|
|
AMDGPUSubtarget::~AMDGPUSubtarget() {
|
|
delete Device;
|
|
}
|
|
|
|
bool
|
|
AMDGPUSubtarget::isOverride(AMDGPUDeviceInfo::Caps caps) const {
|
|
assert(caps < AMDGPUDeviceInfo::MaxNumberCapabilities &&
|
|
"Caps index is out of bounds!");
|
|
return CapsOverride[caps];
|
|
}
|
|
bool
|
|
AMDGPUSubtarget::is64bit() const {
|
|
return Is64bit;
|
|
}
|
|
bool
|
|
AMDGPUSubtarget::hasVertexCache() const {
|
|
return HasVertexCache;
|
|
}
|
|
short
|
|
AMDGPUSubtarget::getTexVTXClauseSize() const {
|
|
return TexVTXClauseSize;
|
|
}
|
|
bool
|
|
AMDGPUSubtarget::isTargetELF() const {
|
|
return false;
|
|
}
|
|
size_t
|
|
AMDGPUSubtarget::getDefaultSize(uint32_t dim) const {
|
|
if (dim > 3) {
|
|
return 1;
|
|
} else {
|
|
return DefaultSize[dim];
|
|
}
|
|
}
|
|
|
|
std::string
|
|
AMDGPUSubtarget::getDataLayout() const {
|
|
if (!Device) {
|
|
return std::string("e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16"
|
|
"-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f80:32:32"
|
|
"-v16:16:16-v24:32:32-v32:32:32-v48:64:64-v64:64:64"
|
|
"-v96:128:128-v128:128:128-v192:256:256-v256:256:256"
|
|
"-v512:512:512-v1024:1024:1024-v2048:2048:2048-a0:0:64");
|
|
}
|
|
return Device->getDataLayout();
|
|
}
|
|
|
|
std::string
|
|
AMDGPUSubtarget::getDeviceName() const {
|
|
return DevName;
|
|
}
|
|
const AMDGPUDevice *
|
|
AMDGPUSubtarget::device() const {
|
|
return Device;
|
|
}
|