mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-08 18:30:04 +00:00
2e95afa04c
1. The ST*UX instructions that store and update the stack pointer did not set define/kill on R1. This became a problem when I activated post-RA scheduling (and had incorrectly adjusted the Frames-large test). 2. eliminateFrameIndex did not kill its scavenged temporary register, and this could cause the scavenger to exhaust all available registers (and its emergency spill slot) when there were a lot of CR values to spill. The 2010-02-12-saveCR test has been adjusted to check for this. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@147359 91177308-0d34-0410-b5e6-96231b3b80d8
56 lines
1.4 KiB
LLVM
56 lines
1.4 KiB
LLVM
; RUN: llvm-as < %s > %t.bc
|
|
; RUN: llc < %t.bc -march=ppc32 | FileCheck %s -check-prefix=PPC32-NOFP
|
|
; RUN: llc < %t.bc -march=ppc32 -disable-fp-elim | FileCheck %s -check-prefix=PPC32-FP
|
|
|
|
; RUN: llc < %t.bc -march=ppc64 | FileCheck %s -check-prefix=PPC64-NOFP
|
|
; RUN: llc < %t.bc -march=ppc64 -disable-fp-elim | FileCheck %s -check-prefix=PPC64-FP
|
|
|
|
|
|
target triple = "powerpc-apple-darwin8"
|
|
|
|
define i32* @f1() nounwind {
|
|
%tmp = alloca i32, i32 8191 ; <i32*> [#uses=1]
|
|
ret i32* %tmp
|
|
}
|
|
|
|
; PPC32-NOFP: _f1:
|
|
; PPC32-NOFP: lis r0, -1
|
|
; PPC32-NOFP: ori r0, r0, 32704
|
|
; PPC32-NOFP: stwux r1, r1, r0
|
|
; PPC32-NOFP: addi r3, r1, 68
|
|
; PPC32-NOFP: lwz r1, 0(r1)
|
|
; PPC32-NOFP: blr
|
|
|
|
|
|
; PPC32-FP: _f1:
|
|
; PPC32-FP: lis r0, -1
|
|
; PPC32-FP: stw r31, -4(r1)
|
|
; PPC32-FP: ori r0, r0, 32704
|
|
; PPC32-FP: stwux r1, r1, r0
|
|
; PPC32-FP: mr r31, r1
|
|
; PPC32-FP: addi r3, r31, 64
|
|
; PPC32-FP: lwz r1, 0(r1)
|
|
; PPC32-FP: lwz r31, -4(r1)
|
|
; PPC32-FP: blr
|
|
|
|
|
|
; PPC64-NOFP: _f1:
|
|
; PPC64-NOFP: lis r0, -1
|
|
; PPC64-NOFP: ori r0, r0, 32656
|
|
; PPC64-NOFP: stdux r1, r1, r0
|
|
; PPC64-NOFP: addi r3, r1, 116
|
|
; PPC64-NOFP: ld r1, 0(r1)
|
|
; PPC64-NOFP: blr
|
|
|
|
|
|
; PPC64-FP: _f1:
|
|
; PPC64-FP: lis r0, -1
|
|
; PPC64-FP: std r31, -8(r1)
|
|
; PPC64-FP: ori r0, r0, 32640
|
|
; PPC64-FP: stdux r1, r1, r0
|
|
; PPC64-FP: mr r31, r1
|
|
; PPC64-FP: addi r3, r31, 124
|
|
; PPC64-FP: ld r1, 0(r1)
|
|
; PPC64-FP: ld r31, -8(r1)
|
|
; PPC64-FP: blr
|