mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-08 18:30:04 +00:00
e6c56433de
ELF ABI. A varargs parameter consisting of a single-precision floating-point value, or of a single-element aggregate containing a single-precision floating-point value, must be passed in the low-order (rightmost) four bytes of the doubleword stack slot reserved for that parameter. If there are GPR protocol registers remaining, the parameter must also be mirrored in the low-order four bytes of the reserved GPR. Prior to this patch, such parameters were being passed in the high-order four bytes of the stack slot and the mirrored GPR. The patch adds a new test case to verify the correct code generation. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@166968 91177308-0d34-0410-b5e6-96231b3b80d8
24 lines
740 B
LLVM
24 lines
740 B
LLVM
; RUN: llc -mcpu=pwr7 -O0 < %s | FileCheck %s
|
|
|
|
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
%struct.Sf1 = type { float }
|
|
|
|
define void @foo(float inreg %s.coerce) nounwind {
|
|
entry:
|
|
%s = alloca %struct.Sf1, align 4
|
|
%coerce.dive = getelementptr %struct.Sf1* %s, i32 0, i32 0
|
|
store float %s.coerce, float* %coerce.dive, align 1
|
|
%coerce.dive1 = getelementptr %struct.Sf1* %s, i32 0, i32 0
|
|
%0 = load float* %coerce.dive1, align 1
|
|
call void (i32, ...)* @testvaSf1(i32 1, float inreg %0)
|
|
ret void
|
|
}
|
|
|
|
; CHECK: stfs {{[0-9]+}}, 60(1)
|
|
; CHECK: ld 4, 56(1)
|
|
; CHECK: bl
|
|
|
|
declare void @testvaSf1(i32, ...)
|