| .. |
|
CMakeLists.txt
|
fix cmake
|
2012-02-01 22:28:29 +00:00 |
|
DAGCombiner.cpp
|
Extend r148086 to check for [r +/- reg] address mode. This fixes queens performance regression (due to increased register pressure from overly aggressive pre-inc formation).
|
2012-03-06 23:33:32 +00:00 |
|
FastISel.cpp
|
Properly emit _fltused with FastISel. Refactor to share code with SDAG.
|
2012-02-22 19:06:13 +00:00 |
|
FunctionLoweringInfo.cpp
|
Tabs, formatting and long lines oh my!
|
2012-02-24 01:59:01 +00:00 |
|
InstrEmitter.cpp
|
Don't crash when a glue node contains an internal CopyToReg
|
2012-02-24 17:53:59 +00:00 |
|
InstrEmitter.h
|
Simplify EXTRACT_SUBREG emission.
|
2011-10-05 20:26:40 +00:00 |
|
LegalizeDAG.cpp
|
Make it possible for a target to mark FSUB as Expand. This requires providing a default expansion (FADD+FNEG), and teaching DAGCombine not to form FSUBs post-legalize if they are not legal.
|
2012-03-06 00:29:31 +00:00 |
|
LegalizeFloatTypes.cpp
|
Convert assert(0) to llvm_unreachable
|
2012-02-05 08:31:47 +00:00 |
|
LegalizeIntegerTypes.cpp
|
LegalizeIntegerTypes: Reorder operations in the "big shift by small amount" optimization, making the lives of later passes easier.
|
2012-02-29 13:27:00 +00:00 |
|
LegalizeTypes.cpp
|
Re-commit r151623 with fix. Only issue special no-return calls if it's a direct call.
|
2012-02-28 18:51:51 +00:00 |
|
LegalizeTypes.h
|
1. Fix the widening of SETCC in WidenVecOp_SETCC. Use the correct return CC type.
|
2011-10-21 11:42:07 +00:00 |
|
LegalizeTypesGeneric.cpp
|
Remove unnecessary default cases in switches that cover all enum values.
|
2012-01-10 16:47:17 +00:00 |
|
LegalizeVectorOps.cpp
|
Convert assert(0) to llvm_unreachable
|
2012-02-05 08:31:47 +00:00 |
|
LegalizeVectorTypes.cpp
|
Added hook to let targets custom lower splitting of illegal vectors
|
2012-02-15 00:55:31 +00:00 |
|
LLVMBuild.txt
|
LLVMBuild: Remove trailing newline, which irked me.
|
2011-12-12 19:48:00 +00:00 |
|
Makefile
|
|
|
|
ResourcePriorityQueue.cpp
|
VLIW specific scheduler framework that utilizes deterministic finite automaton (DFA).
|
2012-02-01 22:13:57 +00:00 |
|
ScheduleDAGFast.cpp
|
whitespace
|
2012-03-07 05:21:32 +00:00 |
|
ScheduleDAGRRList.cpp
|
Use uint16_t to store register overlaps to reduce static data.
|
2012-03-04 10:43:23 +00:00 |
|
ScheduleDAGSDNodes.cpp
|
Cleanup in preparation for misched: Move DAG visualization logic.
|
2012-03-07 00:18:22 +00:00 |
|
ScheduleDAGSDNodes.h
|
Cleanup in preparation for misched: Move DAG visualization logic.
|
2012-03-07 00:18:22 +00:00 |
|
ScheduleDAGVLIW.cpp
|
VLIW specific scheduler framework that utilizes deterministic finite automaton (DFA).
|
2012-02-01 22:13:57 +00:00 |
|
SDNodeDbgValue.h
|
|
|
|
SDNodeOrdering.h
|
|
|
|
SelectionDAG.cpp
|
Re-commit r151623 with fix. Only issue special no-return calls if it's a direct call.
|
2012-02-28 18:51:51 +00:00 |
|
SelectionDAGBuilder.cpp
|
Fix warnings about adding a bool to a string.
|
2012-03-05 19:29:36 +00:00 |
|
SelectionDAGBuilder.h
|
[unwind removal] Remove all of the code for the dead 'unwind' instruction. There
|
2012-02-06 21:44:22 +00:00 |
|
SelectionDAGISel.cpp
|
whitespace
|
2012-03-07 00:18:15 +00:00 |
|
SelectionDAGPrinter.cpp
|
drop unneeded config.h includes
|
2011-12-22 23:04:07 +00:00 |
|
TargetLowering.cpp
|
Use the correct ShiftAmtTy for creating shifts after legalization. PR11881. Not committing a testcase because I think it will be too fragile.
|
2012-01-31 01:08:03 +00:00 |
|
TargetSelectionDAGInfo.cpp
|
|
|
dbdca36af8