This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
llvm-6502
Watch
1
Star
0
Fork
0
You've already forked llvm-6502
mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced
2024-10-17 03:26:03 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
dec29b61a4
llvm-6502
/
lib
/
Target
/
Hexagon
History
Jakub Staszak
760fa5dc80
Cleanup #includes.
...
git-svn-id:
https://llvm.org/svn/llvm-project/llvm/trunk@176787
91177308-0d34-0410-b5e6-96231b3b80d8
2013-03-10 13:11:23 +00:00
..
InstPrinter
Hexagon: Move HexagonMCInst.h to MCTargetDesc/HexagonMCInst.h.
2013-02-20 16:13:27 +00:00
MCTargetDesc
Hexagon: Add constant extender support framework.
2013-03-01 17:37:13 +00:00
TargetInfo
CMakeLists.txt
Hexagon.h
Hexagon: Move HexagonMCInst.h to MCTargetDesc/HexagonMCInst.h.
2013-02-20 16:13:27 +00:00
Hexagon.td
HexagonAsmPrinter.cpp
Hexagon: Move HexagonMCInst.h to MCTargetDesc/HexagonMCInst.h.
2013-02-20 16:13:27 +00:00
HexagonAsmPrinter.h
HexagonCallingConv.td
HexagonCallingConvLower.cpp
HexagonCallingConvLower.h
HexagonCFGOptimizer.cpp
HexagonExpandPredSpillCode.cpp
HexagonFixupHwLoops.cpp
HexagonFrameLowering.cpp
Move the eliminateCallFramePseudoInstr method from TargetRegisterInfo
2013-02-21 20:05:00 +00:00
HexagonFrameLowering.h
Move the eliminateCallFramePseudoInstr method from TargetRegisterInfo
2013-02-21 20:05:00 +00:00
HexagonHardwareLoops.cpp
HexagonInstrFormats.td
HexagonInstrFormatsV4.td
HexagonInstrInfo.cpp
Hexagon: Use MO operand flags to mark constant extended instructions.
2013-03-05 18:51:42 +00:00
HexagonInstrInfo.h
Hexagon: Use MO operand flags to mark constant extended instructions.
2013-03-05 18:51:42 +00:00
HexagonInstrInfo.td
Hexagon: Add patterns for zero extended loads from i1->i64.
2013-03-08 14:15:15 +00:00
HexagonInstrInfoV3.td
HexagonInstrInfoV4.td
Hexagon: Add patterns for zero extended loads from i1->i64.
2013-03-08 14:15:15 +00:00
HexagonInstrInfoV5.td
HexagonIntrinsics.td
HexagonIntrinsicsDerived.td
HexagonIntrinsicsV3.td
HexagonIntrinsicsV4.td
HexagonIntrinsicsV5.td
HexagonISelDAGToDAG.cpp
HexagonISelLowering.cpp
DAGCombiner: Use correct value type for checking legality of BR_CC v3
2013-03-08 15:36:57 +00:00
HexagonISelLowering.h
Hexagon: Add support to lower block address.
2013-03-07 19:10:28 +00:00
HexagonMachineFunctionInfo.h
HexagonMachineScheduler.cpp
Cleanup #includes.
2013-03-10 13:11:23 +00:00
HexagonMachineScheduler.h
HexagonMCInst.h
HexagonMCInstLower.cpp
Hexagon: Move HexagonMCInst.h to MCTargetDesc/HexagonMCInst.h.
2013-02-20 16:13:27 +00:00
HexagonNewValueJump.cpp
HexagonOperands.td
HexagonPeephole.cpp
HexagonRegisterInfo.cpp
Remove code copied from GenRegisterInfo.inc.
2013-02-22 01:15:08 +00:00
HexagonRegisterInfo.h
Remove code copied from GenRegisterInfo.inc.
2013-02-22 01:15:08 +00:00
HexagonRegisterInfo.td
HexagonRemoveSZExtArgs.cpp
HexagonSchedule.td
HexagonScheduleV4.td
HexagonSelectCCInfo.td
HexagonSelectionDAGInfo.cpp
HexagonSelectionDAGInfo.h
HexagonSplitTFRCondSets.cpp
HexagonSubtarget.cpp
HexagonSubtarget.h
HexagonTargetMachine.cpp
HexagonTargetMachine.h
HexagonTargetObjectFile.cpp
HexagonTargetObjectFile.h
HexagonVarargsCallingConvention.h
HexagonVLIWPacketizer.cpp
Hexagon: Use MO operand flags to mark constant extended instructions.
2013-03-05 18:51:42 +00:00
LLVMBuild.txt
Makefile