mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-21 16:31:16 +00:00
8eaed0f63d
This matches the format produced by the AMD proprietary driver.
//==================================================================//
// Shell script for converting .ll test cases: (Pass the .ll files
you want to convert to this script as arguments).
//==================================================================//
; This was necessary on my system so that A-Z in sed would match only
; upper case. I'm not sure why.
export LC_ALL='C'
TEST_FILES="$*"
MATCHES=`grep -v Patterns SIInstructions.td | grep -o '"[A-Z0-9_]\+["e]' | grep -o '[A-Z0-9_]\+' | sort -r`
for f in $TEST_FILES; do
# Check that there are SI tests:
grep -q -e 'verde' -e 'bonaire' -e 'SI' -e 'tahiti' $f
if [ $? -eq 0 ]; then
for match in $MATCHES; do
sed -i -e "s/\([ :]$match\)/\L\1/" $f
done
# Try to get check lines with partial instruction names
sed -i 's/\(;[ ]*SI[A-Z\\-]*: \)\([A-Z_0-9]\+\)/\1\L\2/' $f
fi
done
sed -i -e 's/bb0_1/BB0_1/g' ../../../test/CodeGen/R600/infinite-loop.ll
sed -i -e 's/SI-NOT: bfe/SI-NOT: {{[^@]}}bfe/g'../../../test/CodeGen/R600/llvm.AMDGPU.bfe.*32.ll ../../../test/CodeGen/R600/sext-in-reg.ll
sed -i -e 's/exp_IEEE/EXP_IEEE/g' ../../../test/CodeGen/R600/llvm.exp2.ll
sed -i -e 's/numVgprs/NumVgprs/g' ../../../test/CodeGen/R600/register-count-comments.ll
sed -i 's/\(; CHECK[-NOT]*: \)\([A-Z_0-9]\+\)/\1\L\2/' ../../../test/CodeGen/R600/select64.ll ../../../test/CodeGen/R600/sgpr-copy.ll
//==================================================================//
// Shell script for converting .td files (run this last)
//==================================================================//
export LC_ALL='C'
sed -i -e '/Patterns/!s/\("[A-Z0-9_]\+[ "e]\)/\L\1/g' SIInstructions.td
sed -i -e 's/"EXP/"exp/g' SIInstrInfo.td
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@221350 91177308-0d34-0410-b5e6-96231b3b80d8
57 lines
1.7 KiB
LLVM
57 lines
1.7 KiB
LLVM
; RUN: llc -march=r600 -mcpu=redwood < %s | FileCheck --check-prefix=R600 -check-prefix=FUNC %s
|
|
; RUN: llc -march=r600 -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
|
|
|
; FUNC-LABEL: {{^}}rotl_i32:
|
|
; R600: SUB_INT {{\** T[0-9]+\.[XYZW]}}, literal.x
|
|
; R600-NEXT: 32
|
|
; R600: BIT_ALIGN_INT {{T[0-9]+\.[XYZW]}}, KC0[2].Z, KC0[2].Z, PV.{{[XYZW]}}
|
|
|
|
; SI: s_sub_i32 [[SDST:s[0-9]+]], 32, {{[s][0-9]+}}
|
|
; SI: v_mov_b32_e32 [[VDST:v[0-9]+]], [[SDST]]
|
|
; SI: v_alignbit_b32 {{v[0-9]+, [s][0-9]+, s[0-9]+}}, [[VDST]]
|
|
define void @rotl_i32(i32 addrspace(1)* %in, i32 %x, i32 %y) {
|
|
entry:
|
|
%0 = shl i32 %x, %y
|
|
%1 = sub i32 32, %y
|
|
%2 = lshr i32 %x, %1
|
|
%3 = or i32 %0, %2
|
|
store i32 %3, i32 addrspace(1)* %in
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}rotl_v2i32:
|
|
; SI-DAG: s_sub_i32
|
|
; SI-DAG: s_sub_i32
|
|
; SI-DAG: v_alignbit_b32
|
|
; SI-DAG: v_alignbit_b32
|
|
; SI: s_endpgm
|
|
define void @rotl_v2i32(<2 x i32> addrspace(1)* %in, <2 x i32> %x, <2 x i32> %y) {
|
|
entry:
|
|
%0 = shl <2 x i32> %x, %y
|
|
%1 = sub <2 x i32> <i32 32, i32 32>, %y
|
|
%2 = lshr <2 x i32> %x, %1
|
|
%3 = or <2 x i32> %0, %2
|
|
store <2 x i32> %3, <2 x i32> addrspace(1)* %in
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}rotl_v4i32:
|
|
; SI-DAG: s_sub_i32
|
|
; SI-DAG: v_alignbit_b32
|
|
; SI-DAG: s_sub_i32
|
|
; SI-DAG: v_alignbit_b32
|
|
; SI-DAG: s_sub_i32
|
|
; SI-DAG: v_alignbit_b32
|
|
; SI-DAG: s_sub_i32
|
|
; SI-DAG: v_alignbit_b32
|
|
; SI: s_endpgm
|
|
define void @rotl_v4i32(<4 x i32> addrspace(1)* %in, <4 x i32> %x, <4 x i32> %y) {
|
|
entry:
|
|
%0 = shl <4 x i32> %x, %y
|
|
%1 = sub <4 x i32> <i32 32, i32 32, i32 32, i32 32>, %y
|
|
%2 = lshr <4 x i32> %x, %1
|
|
%3 = or <4 x i32> %0, %2
|
|
store <4 x i32> %3, <4 x i32> addrspace(1)* %in
|
|
ret void
|
|
}
|