mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-06 09:54:49 +00:00
4d53e7798c
Now that only the register-scavenger version of the CR spilling code remains, we no longer need the Darwin R2 hack. Darwin can use R0 as a spare register in any case where the System V ABI uses it (R0 is special architecturally, and so is reserved under all common ABIs). A few test cases needed to be updated to reflect the register-allocation changes. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@176868 91177308-0d34-0410-b5e6-96231b3b80d8
37 lines
1.2 KiB
LLVM
37 lines
1.2 KiB
LLVM
; RUN: llc < %s -mtriple=powerpc-apple-darwin -mcpu=g4 | FileCheck %s
|
|
; ModuleID = 'hh.c'
|
|
target datalayout = "E-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f128:64:128-n32"
|
|
target triple = "powerpc-apple-darwin9.6"
|
|
; This formerly used R0 for both the stack address and CR.
|
|
|
|
define void @foo() nounwind {
|
|
entry:
|
|
;CHECK: mfcr r0
|
|
;CHECK: lis r2, 1
|
|
;CHECK: rlwinm r0, r0, 8, 0, 31
|
|
;CHECK: ori r2, r2, 34524
|
|
;CHECK: stwx r0, r1, r2
|
|
; Make sure that the register scavenger returns the same temporary register.
|
|
;CHECK: lis r2, 1
|
|
;CHECK: mfcr r0
|
|
;CHECK: ori r2, r2, 34520
|
|
;CHECK: rlwinm r0, r0, 12, 0, 31
|
|
;CHECK: stwx r0, r1, r2
|
|
%x = alloca [100000 x i8] ; <[100000 x i8]*> [#uses=1]
|
|
%"alloca point" = bitcast i32 0 to i32 ; <i32> [#uses=0]
|
|
%x1 = bitcast [100000 x i8]* %x to i8* ; <i8*> [#uses=1]
|
|
call void @bar(i8* %x1) nounwind
|
|
call void asm sideeffect "", "~{cr2},~{cr3}"() nounwind
|
|
br label %return
|
|
|
|
return: ; preds = %entry
|
|
;CHECK: lis r2, 1
|
|
;CHECK: ori r2, r2, 34524
|
|
;CHECK: lwzx r0, r1, r2
|
|
;CHECK: rlwinm r0, r0, 24, 0, 31
|
|
;CHECK: mtcrf 32, r0
|
|
ret void
|
|
}
|
|
|
|
declare void @bar(i8*)
|