6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-19 19:30:10 +00:00
Code Issues Projects Releases Wiki Activity
e327e49913
llvm-6502/lib/Target/SparcV8
History
Misha Brukman f54ef97abc * LowercaseString moved to StringExtras.h 
* Wrap long line to 80 cols


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@14382 91177308-0d34-0410-b5e6-96231b3b80d8
2004-06-24 23:38:20 +00:00
..
DelaySlotFiller.cpp JMPL has a delay slot. 2004-06-18 08:18:54 +00:00
InstSelectSimple.cpp Support cast float to float, cast double to float, and cast float to double. 2004-06-24 21:22:08 +00:00
Makefile Clean up rules 2004-02-28 19:43:40 +00:00
README.txt
SparcV8.h Add references to delay slot filler pass. 2004-04-06 23:21:24 +00:00
SparcV8.td Delete reference to "the Mach-O Runtime ABI". 2004-04-06 22:09:59 +00:00
SparcV8AsmPrinter.cpp * LowercaseString moved to StringExtras.h 2004-06-24 23:38:20 +00:00
SparcV8CodeEmitter.cpp
SparcV8InstrInfo_F2.td Tab completion is our friend. 2004-02-28 19:45:39 +00:00
SparcV8InstrInfo_F3.td Clean up the commented-out F3_3 stuff. 2004-06-18 06:28:21 +00:00
SparcV8InstrInfo.cpp Adjust to change in TII ctor arguments 2004-02-29 06:31:44 +00:00
SparcV8InstrInfo.h These two virtual methods are never called. 2004-02-29 05:59:33 +00:00
SparcV8InstrInfo.td Add FSTOD and FDTOS conversion instructions. 2004-06-24 21:22:09 +00:00
SparcV8ISelSimple.cpp Support cast float to float, cast double to float, and cast float to double. 2004-06-24 21:22:08 +00:00
SparcV8JITInfo.h
SparcV8RegisterInfo.cpp The long integer pseudo-regs are history. So long, we hardly knew ye. 2004-06-24 08:55:21 +00:00
SparcV8RegisterInfo.h
SparcV8RegisterInfo.td Make the double-fp pseudo registers be "NamedRegs". 2004-06-24 09:23:21 +00:00
SparcV8TargetMachine.cpp Order #includes as per style guide. 2004-06-21 21:54:40 +00:00
SparcV8TargetMachine.h Adjust to new TM interfaces 2004-06-02 05:47:26 +00:00

README.txt 

SparcV8 backend skeleton
------------------------

This directory will house a 32-bit SPARC V8 backend employing a expander-based
instruction selector.  Watch this space for more news coming soon!

$Date$