Jim Grosbach
e43862b6a6
ARM assembly parsing for register range syntax for VLD/VST register lists. ...
For example,
vld1.f64 {d2-d5}, [r2,:128]!
Should be equivalent to:
vld1.f64 {d2,d3,d4,d5}, [r2,:128]!
It's not documented syntax in the ARM ARM, but it is consistent with what's
accepted for VLDM/VSTM and is unambiguous in meaning, so it's a good thing to
support.
rdar://10451128
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144727 91177308-0d34-0410-b5e6-96231b3b80d8
2011-11-15 23:19:15 +00:00
2011-08-11 22:18:00 +00:00
2011-08-03 23:50:40 +00:00
2011-07-19 19:13:28 +00:00
2011-10-05 17:16:40 +00:00
2011-06-27 19:09:15 +00:00
2011-08-11 22:05:09 +00:00
2011-11-15 22:27:54 +00:00
2011-11-15 19:56:17 +00:00
2011-11-10 22:10:12 +00:00
2011-02-25 19:06:35 +00:00
2011-10-12 17:34:41 +00:00
2011-08-04 14:39:30 +00:00
2011-10-14 21:12:55 +00:00
2011-08-04 14:48:27 +00:00
2011-08-04 14:48:27 +00:00
2011-10-24 17:26:26 +00:00
2011-08-04 15:24:00 +00:00
2011-08-16 20:55:41 +00:00
2011-11-14 23:11:19 +00:00
2011-08-11 23:57:17 +00:00
2011-10-07 23:57:03 +00:00
2011-11-07 21:00:59 +00:00
2011-10-18 18:27:07 +00:00
2011-10-18 18:14:55 +00:00
2011-03-09 00:33:17 +00:00
2011-11-15 20:49:46 +00:00
2011-10-20 14:48:50 +00:00
2011-11-15 23:19:15 +00:00
2011-11-14 23:43:46 +00:00
2011-10-06 21:32:50 +00:00
2011-10-04 20:50:05 +00:00
2011-10-04 21:16:42 +00:00
2011-10-07 23:56:00 +00:00
2011-11-07 21:00:59 +00:00
2011-10-18 20:14:56 +00:00
2011-10-18 18:23:03 +00:00
2011-10-06 21:28:30 +00:00
2011-10-18 21:09:01 +00:00
2011-08-16 17:06:20 +00:00
2011-08-16 17:06:20 +00:00
2011-08-16 20:45:50 +00:00
2011-08-16 20:45:50 +00:00
2011-07-07 03:55:05 +00:00
2011-11-15 20:29:42 +00:00
2011-09-14 19:28:49 +00:00
2011-09-28 14:21:38 +00:00
2011-06-25 01:53:17 +00:00
2011-11-10 19:18:01 +00:00
2011-08-31 18:35:46 +00:00
2011-08-19 23:24:36 +00:00
2011-06-27 20:00:07 +00:00
2011-08-04 13:39:15 +00:00
e43862b6a6