mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-17 03:30:28 +00:00
8eaed0f63d
This matches the format produced by the AMD proprietary driver.
//==================================================================//
// Shell script for converting .ll test cases: (Pass the .ll files
you want to convert to this script as arguments).
//==================================================================//
; This was necessary on my system so that A-Z in sed would match only
; upper case. I'm not sure why.
export LC_ALL='C'
TEST_FILES="$*"
MATCHES=`grep -v Patterns SIInstructions.td | grep -o '"[A-Z0-9_]\+["e]' | grep -o '[A-Z0-9_]\+' | sort -r`
for f in $TEST_FILES; do
# Check that there are SI tests:
grep -q -e 'verde' -e 'bonaire' -e 'SI' -e 'tahiti' $f
if [ $? -eq 0 ]; then
for match in $MATCHES; do
sed -i -e "s/\([ :]$match\)/\L\1/" $f
done
# Try to get check lines with partial instruction names
sed -i 's/\(;[ ]*SI[A-Z\\-]*: \)\([A-Z_0-9]\+\)/\1\L\2/' $f
fi
done
sed -i -e 's/bb0_1/BB0_1/g' ../../../test/CodeGen/R600/infinite-loop.ll
sed -i -e 's/SI-NOT: bfe/SI-NOT: {{[^@]}}bfe/g'../../../test/CodeGen/R600/llvm.AMDGPU.bfe.*32.ll ../../../test/CodeGen/R600/sext-in-reg.ll
sed -i -e 's/exp_IEEE/EXP_IEEE/g' ../../../test/CodeGen/R600/llvm.exp2.ll
sed -i -e 's/numVgprs/NumVgprs/g' ../../../test/CodeGen/R600/register-count-comments.ll
sed -i 's/\(; CHECK[-NOT]*: \)\([A-Z_0-9]\+\)/\1\L\2/' ../../../test/CodeGen/R600/select64.ll ../../../test/CodeGen/R600/sgpr-copy.ll
//==================================================================//
// Shell script for converting .td files (run this last)
//==================================================================//
export LC_ALL='C'
sed -i -e '/Patterns/!s/\("[A-Z0-9_]\+[ "e]\)/\L\1/g' SIInstructions.td
sed -i -e 's/"EXP/"exp/g' SIInstrInfo.td
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@221350 91177308-0d34-0410-b5e6-96231b3b80d8
245 lines
7.1 KiB
LLVM
245 lines
7.1 KiB
LLVM
; RUN: llc -march=r600 -mcpu=SI < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
|
; RUN: llc -march=r600 -mcpu=redwood < %s | FileCheck -check-prefix=EG -check-prefix=FUNC %s
|
|
|
|
; FUNC-LABEL: {{^}}udiv24_i8:
|
|
; SI: v_cvt_f32_ubyte
|
|
; SI: v_cvt_f32_ubyte
|
|
; SI: v_rcp_f32
|
|
; SI: v_cvt_u32_f32
|
|
|
|
; EG: UINT_TO_FLT
|
|
; EG-DAG: UINT_TO_FLT
|
|
; EG-DAG: RECIP_IEEE
|
|
; EG: FLT_TO_UINT
|
|
define void @udiv24_i8(i8 addrspace(1)* %out, i8 addrspace(1)* %in) {
|
|
%den_ptr = getelementptr i8 addrspace(1)* %in, i8 1
|
|
%num = load i8 addrspace(1) * %in
|
|
%den = load i8 addrspace(1) * %den_ptr
|
|
%result = udiv i8 %num, %den
|
|
store i8 %result, i8 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}udiv24_i16:
|
|
; SI: v_cvt_f32_u32
|
|
; SI: v_cvt_f32_u32
|
|
; SI: v_rcp_f32
|
|
; SI: v_cvt_u32_f32
|
|
|
|
; EG: UINT_TO_FLT
|
|
; EG-DAG: UINT_TO_FLT
|
|
; EG-DAG: RECIP_IEEE
|
|
; EG: FLT_TO_UINT
|
|
define void @udiv24_i16(i16 addrspace(1)* %out, i16 addrspace(1)* %in) {
|
|
%den_ptr = getelementptr i16 addrspace(1)* %in, i16 1
|
|
%num = load i16 addrspace(1) * %in, align 2
|
|
%den = load i16 addrspace(1) * %den_ptr, align 2
|
|
%result = udiv i16 %num, %den
|
|
store i16 %result, i16 addrspace(1)* %out, align 2
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}udiv24_i32:
|
|
; SI: v_cvt_f32_u32
|
|
; SI-DAG: v_cvt_f32_u32
|
|
; SI-DAG: v_rcp_f32
|
|
; SI: v_cvt_u32_f32
|
|
|
|
; EG: UINT_TO_FLT
|
|
; EG-DAG: UINT_TO_FLT
|
|
; EG-DAG: RECIP_IEEE
|
|
; EG: FLT_TO_UINT
|
|
define void @udiv24_i32(i32 addrspace(1)* %out, i32 addrspace(1)* %in) {
|
|
%den_ptr = getelementptr i32 addrspace(1)* %in, i32 1
|
|
%num = load i32 addrspace(1) * %in, align 4
|
|
%den = load i32 addrspace(1) * %den_ptr, align 4
|
|
%num.i24.0 = shl i32 %num, 8
|
|
%den.i24.0 = shl i32 %den, 8
|
|
%num.i24 = lshr i32 %num.i24.0, 8
|
|
%den.i24 = lshr i32 %den.i24.0, 8
|
|
%result = udiv i32 %num.i24, %den.i24
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}udiv25_i32:
|
|
; RCP_IFLAG is for URECIP in the full 32b alg
|
|
; SI: v_rcp_iflag
|
|
; SI-NOT: v_rcp_f32
|
|
|
|
; EG-NOT: UINT_TO_FLT
|
|
; EG-NOT: RECIP_IEEE
|
|
define void @udiv25_i32(i32 addrspace(1)* %out, i32 addrspace(1)* %in) {
|
|
%den_ptr = getelementptr i32 addrspace(1)* %in, i32 1
|
|
%num = load i32 addrspace(1) * %in, align 4
|
|
%den = load i32 addrspace(1) * %den_ptr, align 4
|
|
%num.i24.0 = shl i32 %num, 7
|
|
%den.i24.0 = shl i32 %den, 7
|
|
%num.i24 = lshr i32 %num.i24.0, 7
|
|
%den.i24 = lshr i32 %den.i24.0, 7
|
|
%result = udiv i32 %num.i24, %den.i24
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_no_udiv24_i32_1:
|
|
; RCP_IFLAG is for URECIP in the full 32b alg
|
|
; SI: v_rcp_iflag
|
|
; SI-NOT: v_rcp_f32
|
|
|
|
; EG-NOT: UINT_TO_FLT
|
|
; EG-NOT: RECIP_IEEE
|
|
define void @test_no_udiv24_i32_1(i32 addrspace(1)* %out, i32 addrspace(1)* %in) {
|
|
%den_ptr = getelementptr i32 addrspace(1)* %in, i32 1
|
|
%num = load i32 addrspace(1) * %in, align 4
|
|
%den = load i32 addrspace(1) * %den_ptr, align 4
|
|
%num.i24.0 = shl i32 %num, 8
|
|
%den.i24.0 = shl i32 %den, 7
|
|
%num.i24 = lshr i32 %num.i24.0, 8
|
|
%den.i24 = lshr i32 %den.i24.0, 7
|
|
%result = udiv i32 %num.i24, %den.i24
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_no_udiv24_i32_2:
|
|
; RCP_IFLAG is for URECIP in the full 32b alg
|
|
; SI: v_rcp_iflag
|
|
; SI-NOT: v_rcp_f32
|
|
|
|
; EG-NOT: UINT_TO_FLT
|
|
; EG-NOT: RECIP_IEEE
|
|
define void @test_no_udiv24_i32_2(i32 addrspace(1)* %out, i32 addrspace(1)* %in) {
|
|
%den_ptr = getelementptr i32 addrspace(1)* %in, i32 1
|
|
%num = load i32 addrspace(1) * %in, align 4
|
|
%den = load i32 addrspace(1) * %den_ptr, align 4
|
|
%num.i24.0 = shl i32 %num, 7
|
|
%den.i24.0 = shl i32 %den, 8
|
|
%num.i24 = lshr i32 %num.i24.0, 7
|
|
%den.i24 = lshr i32 %den.i24.0, 8
|
|
%result = udiv i32 %num.i24, %den.i24
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}urem24_i8:
|
|
; SI: v_cvt_f32_ubyte
|
|
; SI: v_cvt_f32_ubyte
|
|
; SI: v_rcp_f32
|
|
; SI: v_cvt_u32_f32
|
|
|
|
; EG: UINT_TO_FLT
|
|
; EG-DAG: UINT_TO_FLT
|
|
; EG-DAG: RECIP_IEEE
|
|
; EG: FLT_TO_UINT
|
|
define void @urem24_i8(i8 addrspace(1)* %out, i8 addrspace(1)* %in) {
|
|
%den_ptr = getelementptr i8 addrspace(1)* %in, i8 1
|
|
%num = load i8 addrspace(1) * %in
|
|
%den = load i8 addrspace(1) * %den_ptr
|
|
%result = urem i8 %num, %den
|
|
store i8 %result, i8 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}urem24_i16:
|
|
; SI: v_cvt_f32_u32
|
|
; SI: v_cvt_f32_u32
|
|
; SI: v_rcp_f32
|
|
; SI: v_cvt_u32_f32
|
|
|
|
; EG: UINT_TO_FLT
|
|
; EG-DAG: UINT_TO_FLT
|
|
; EG-DAG: RECIP_IEEE
|
|
; EG: FLT_TO_UINT
|
|
define void @urem24_i16(i16 addrspace(1)* %out, i16 addrspace(1)* %in) {
|
|
%den_ptr = getelementptr i16 addrspace(1)* %in, i16 1
|
|
%num = load i16 addrspace(1) * %in, align 2
|
|
%den = load i16 addrspace(1) * %den_ptr, align 2
|
|
%result = urem i16 %num, %den
|
|
store i16 %result, i16 addrspace(1)* %out, align 2
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}urem24_i32:
|
|
; SI: v_cvt_f32_u32
|
|
; SI: v_cvt_f32_u32
|
|
; SI: v_rcp_f32
|
|
; SI: v_cvt_u32_f32
|
|
|
|
; EG: UINT_TO_FLT
|
|
; EG-DAG: UINT_TO_FLT
|
|
; EG-DAG: RECIP_IEEE
|
|
; EG: FLT_TO_UINT
|
|
define void @urem24_i32(i32 addrspace(1)* %out, i32 addrspace(1)* %in) {
|
|
%den_ptr = getelementptr i32 addrspace(1)* %in, i32 1
|
|
%num = load i32 addrspace(1) * %in, align 4
|
|
%den = load i32 addrspace(1) * %den_ptr, align 4
|
|
%num.i24.0 = shl i32 %num, 8
|
|
%den.i24.0 = shl i32 %den, 8
|
|
%num.i24 = lshr i32 %num.i24.0, 8
|
|
%den.i24 = lshr i32 %den.i24.0, 8
|
|
%result = urem i32 %num.i24, %den.i24
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}urem25_i32:
|
|
; RCP_IFLAG is for URECIP in the full 32b alg
|
|
; SI: v_rcp_iflag
|
|
; SI-NOT: v_rcp_f32
|
|
|
|
; EG-NOT: UINT_TO_FLT
|
|
; EG-NOT: RECIP_IEEE
|
|
define void @urem25_i32(i32 addrspace(1)* %out, i32 addrspace(1)* %in) {
|
|
%den_ptr = getelementptr i32 addrspace(1)* %in, i32 1
|
|
%num = load i32 addrspace(1) * %in, align 4
|
|
%den = load i32 addrspace(1) * %den_ptr, align 4
|
|
%num.i24.0 = shl i32 %num, 7
|
|
%den.i24.0 = shl i32 %den, 7
|
|
%num.i24 = lshr i32 %num.i24.0, 7
|
|
%den.i24 = lshr i32 %den.i24.0, 7
|
|
%result = urem i32 %num.i24, %den.i24
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_no_urem24_i32_1:
|
|
; RCP_IFLAG is for URECIP in the full 32b alg
|
|
; SI: v_rcp_iflag
|
|
; SI-NOT: v_rcp_f32
|
|
|
|
; EG-NOT: UINT_TO_FLT
|
|
; EG-NOT: RECIP_IEEE
|
|
define void @test_no_urem24_i32_1(i32 addrspace(1)* %out, i32 addrspace(1)* %in) {
|
|
%den_ptr = getelementptr i32 addrspace(1)* %in, i32 1
|
|
%num = load i32 addrspace(1) * %in, align 4
|
|
%den = load i32 addrspace(1) * %den_ptr, align 4
|
|
%num.i24.0 = shl i32 %num, 8
|
|
%den.i24.0 = shl i32 %den, 7
|
|
%num.i24 = lshr i32 %num.i24.0, 8
|
|
%den.i24 = lshr i32 %den.i24.0, 7
|
|
%result = urem i32 %num.i24, %den.i24
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_no_urem24_i32_2:
|
|
; RCP_IFLAG is for URECIP in the full 32b alg
|
|
; SI: v_rcp_iflag
|
|
; SI-NOT: v_rcp_f32
|
|
|
|
; EG-NOT: UINT_TO_FLT
|
|
; EG-NOT: RECIP_IEEE
|
|
define void @test_no_urem24_i32_2(i32 addrspace(1)* %out, i32 addrspace(1)* %in) {
|
|
%den_ptr = getelementptr i32 addrspace(1)* %in, i32 1
|
|
%num = load i32 addrspace(1) * %in, align 4
|
|
%den = load i32 addrspace(1) * %den_ptr, align 4
|
|
%num.i24.0 = shl i32 %num, 7
|
|
%den.i24.0 = shl i32 %den, 8
|
|
%num.i24 = lshr i32 %num.i24.0, 7
|
|
%den.i24 = lshr i32 %den.i24.0, 8
|
|
%result = urem i32 %num.i24, %den.i24
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|