Evan Cheng 020f4106f8 Model ARM predicated write as read-mod-write. e.g.
r0 = mov #0
r0 = moveq #1

Then the second instruction has an implicit data dependency on the first
instruction. Sadly I have yet to come up with a small test case that
demonstrate the post-ra scheduler taking advantage of this.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146583 91177308-0d34-0410-b5e6-96231b3b80d8
2011-12-14 20:00:08 +00:00
..
2011-12-12 21:14:40 +00:00
2011-11-14 17:45:03 +00:00
2011-11-29 17:40:10 +00:00
2011-10-19 13:04:13 +00:00
2011-10-20 04:33:44 +00:00
2011-12-01 08:00:17 +00:00
2011-12-12 21:14:40 +00:00
2011-12-12 21:14:40 +00:00
2011-12-09 23:18:34 +00:00
2011-12-05 06:29:09 +00:00
2011-12-01 08:00:17 +00:00