6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-16 14:31:59 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/test/CodeGen/Hexagon
History
Matthew Curtis ade50dc6c7 In hexagon convertToHardwareLoop, don't deref end() iterator 
In particular, check if MachineBasicBlock::iterator is end() before
using it to call getDebugLoc();

See also this thread on llvm-commits:
   http://lists.cs.uiuc.edu/pipermail/llvm-commits/Week-of-Mon-20121112/155914.html


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@169634 91177308-0d34-0410-b5e6-96231b3b80d8
2012-12-07 21:03:15 +00:00
..
args.ll
Use multiclass to define store instructions with base+immediate offset
2012-12-05 19:32:03 +00:00
combine.ll
…
convertdptoint.ll
…
convertdptoll.ll
…
convertsptoint.ll
…
convertsptoll.ll
…
dadd.ll
…
dmul.ll
…
double.ll
…
doubleconvert-ieee-rnd-near.ll
…
dsub.ll
…
dualstore.ll
Use multiclass to define store instructions with base+immediate offset
2012-12-05 19:32:03 +00:00
fadd.ll
…
fcmp.ll
…
float.ll
…
floatconvert-ieee-rnd-near.ll
…
fmul.ll
…
frame.ll
…
fsub.ll
…
fusedandshift.ll
…
lit.local.cfg
…
macint.ll
…
mpy.ll
…
newvaluejump2.ll
…
newvaluejump.ll
Remove extra MayLoad/MayStore flags from atomic_load/store.
2012-08-28 03:11:32 +00:00
newvaluestore.ll
Porting Hexagon MI Scheduler to the new API.
2012-09-04 14:49:56 +00:00
opt-fabs.ll
…
opt-fneg.ll
…
postinc-load.ll
In hexagon convertToHardwareLoop, don't deref end() iterator
2012-12-07 21:03:15 +00:00
remove_lsr.ll
LLVM Bug Fix 13709: Remove needless lsr(Rp, #32) instruction access the
2012-09-05 16:01:40 +00:00
simpletailcall.ll
[Hexagon] Don't mark callee saved registers as clobbered by a tail call
2012-08-13 19:54:01 +00:00
static.ll
Porting Hexagon MI Scheduler to the new API.
2012-09-04 14:49:56 +00:00
struct_args_large.ll
…
struct_args.ll
…
vaddh.ll
…