mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-26 21:32:10 +00:00
b46aaa3874
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@76374 91177308-0d34-0410-b5e6-96231b3b80d8
319 lines
11 KiB
C++
319 lines
11 KiB
C++
//===- ARMBaseInstrInfo.h - ARM Base Instruction Information -------------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the Base ARM implementation of the TargetInstrInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef ARMBASEINSTRUCTIONINFO_H
|
|
#define ARMBASEINSTRUCTIONINFO_H
|
|
|
|
#include "ARM.h"
|
|
#include "ARMRegisterInfo.h"
|
|
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
|
#include "llvm/Target/TargetInstrInfo.h"
|
|
|
|
namespace llvm {
|
|
class ARMSubtarget;
|
|
|
|
/// ARMII - This namespace holds all of the target specific flags that
|
|
/// instruction info tracks.
|
|
///
|
|
namespace ARMII {
|
|
enum {
|
|
//===------------------------------------------------------------------===//
|
|
// Instruction Flags.
|
|
|
|
//===------------------------------------------------------------------===//
|
|
// This four-bit field describes the addressing mode used.
|
|
|
|
AddrModeMask = 0xf,
|
|
AddrModeNone = 0,
|
|
AddrMode1 = 1,
|
|
AddrMode2 = 2,
|
|
AddrMode3 = 3,
|
|
AddrMode4 = 4,
|
|
AddrMode5 = 5,
|
|
AddrMode6 = 6,
|
|
AddrModeT1_1 = 7,
|
|
AddrModeT1_2 = 8,
|
|
AddrModeT1_4 = 9,
|
|
AddrModeT1_s = 10, // i8 * 4 for pc and sp relative data
|
|
AddrModeT2_i12 = 11,
|
|
AddrModeT2_i8 = 12,
|
|
AddrModeT2_so = 13,
|
|
AddrModeT2_pc = 14, // +/- i12 for pc relative data
|
|
AddrModeT2_i8s4 = 15, // i8 * 4
|
|
|
|
// Size* - Flags to keep track of the size of an instruction.
|
|
SizeShift = 4,
|
|
SizeMask = 7 << SizeShift,
|
|
SizeSpecial = 1, // 0 byte pseudo or special case.
|
|
Size8Bytes = 2,
|
|
Size4Bytes = 3,
|
|
Size2Bytes = 4,
|
|
|
|
// IndexMode - Unindex, pre-indexed, or post-indexed. Only valid for load
|
|
// and store ops
|
|
IndexModeShift = 7,
|
|
IndexModeMask = 3 << IndexModeShift,
|
|
IndexModePre = 1,
|
|
IndexModePost = 2,
|
|
|
|
//===------------------------------------------------------------------===//
|
|
// Instruction encoding formats.
|
|
//
|
|
FormShift = 9,
|
|
FormMask = 0x3f << FormShift,
|
|
|
|
// Pseudo instructions
|
|
Pseudo = 0 << FormShift,
|
|
|
|
// Multiply instructions
|
|
MulFrm = 1 << FormShift,
|
|
|
|
// Branch instructions
|
|
BrFrm = 2 << FormShift,
|
|
BrMiscFrm = 3 << FormShift,
|
|
|
|
// Data Processing instructions
|
|
DPFrm = 4 << FormShift,
|
|
DPSoRegFrm = 5 << FormShift,
|
|
|
|
// Load and Store
|
|
LdFrm = 6 << FormShift,
|
|
StFrm = 7 << FormShift,
|
|
LdMiscFrm = 8 << FormShift,
|
|
StMiscFrm = 9 << FormShift,
|
|
LdStMulFrm = 10 << FormShift,
|
|
|
|
// Miscellaneous arithmetic instructions
|
|
ArithMiscFrm = 11 << FormShift,
|
|
|
|
// Extend instructions
|
|
ExtFrm = 12 << FormShift,
|
|
|
|
// VFP formats
|
|
VFPUnaryFrm = 13 << FormShift,
|
|
VFPBinaryFrm = 14 << FormShift,
|
|
VFPConv1Frm = 15 << FormShift,
|
|
VFPConv2Frm = 16 << FormShift,
|
|
VFPConv3Frm = 17 << FormShift,
|
|
VFPConv4Frm = 18 << FormShift,
|
|
VFPConv5Frm = 19 << FormShift,
|
|
VFPLdStFrm = 20 << FormShift,
|
|
VFPLdStMulFrm = 21 << FormShift,
|
|
VFPMiscFrm = 22 << FormShift,
|
|
|
|
// Thumb format
|
|
ThumbFrm = 23 << FormShift,
|
|
|
|
// NEON format
|
|
NEONFrm = 24 << FormShift,
|
|
NEONGetLnFrm = 25 << FormShift,
|
|
NEONSetLnFrm = 26 << FormShift,
|
|
NEONDupFrm = 27 << FormShift,
|
|
|
|
//===------------------------------------------------------------------===//
|
|
// Misc flags.
|
|
|
|
// UnaryDP - Indicates this is a unary data processing instruction, i.e.
|
|
// it doesn't have a Rn operand.
|
|
UnaryDP = 1 << 15,
|
|
|
|
// Xform16Bit - Indicates this Thumb2 instruction may be transformed into
|
|
// a 16-bit Thumb instruction if certain conditions are met.
|
|
Xform16Bit = 1 << 16,
|
|
|
|
//===------------------------------------------------------------------===//
|
|
// Field shifts - such shifts are used to set field while generating
|
|
// machine instructions.
|
|
M_BitShift = 5,
|
|
ShiftImmShift = 5,
|
|
ShiftShift = 7,
|
|
N_BitShift = 7,
|
|
ImmHiShift = 8,
|
|
SoRotImmShift = 8,
|
|
RegRsShift = 8,
|
|
ExtRotImmShift = 10,
|
|
RegRdLoShift = 12,
|
|
RegRdShift = 12,
|
|
RegRdHiShift = 16,
|
|
RegRnShift = 16,
|
|
S_BitShift = 20,
|
|
W_BitShift = 21,
|
|
AM3_I_BitShift = 22,
|
|
D_BitShift = 22,
|
|
U_BitShift = 23,
|
|
P_BitShift = 24,
|
|
I_BitShift = 25,
|
|
CondShift = 28
|
|
};
|
|
|
|
/// ARMII::Op - Holds all of the instruction types required by
|
|
/// target specific instruction and register code. ARMBaseInstrInfo
|
|
/// and subclasses should return a specific opcode that implements
|
|
/// the instruction type.
|
|
///
|
|
enum Op {
|
|
ADDri,
|
|
ADDrs,
|
|
ADDrr,
|
|
B,
|
|
Bcc,
|
|
BR_JTr,
|
|
BR_JTm,
|
|
BR_JTadd,
|
|
BX_RET,
|
|
FCPYS,
|
|
FCPYD,
|
|
FLDD,
|
|
FLDS,
|
|
FSTD,
|
|
FSTS,
|
|
LDR,
|
|
MOVr,
|
|
STR,
|
|
SUBri,
|
|
SUBrs,
|
|
SUBrr,
|
|
VMOVD,
|
|
VMOVQ
|
|
};
|
|
}
|
|
|
|
static inline
|
|
const MachineInstrBuilder &AddDefaultPred(const MachineInstrBuilder &MIB) {
|
|
return MIB.addImm((int64_t)ARMCC::AL).addReg(0);
|
|
}
|
|
|
|
static inline
|
|
const MachineInstrBuilder &AddDefaultCC(const MachineInstrBuilder &MIB) {
|
|
return MIB.addReg(0);
|
|
}
|
|
|
|
static inline
|
|
const MachineInstrBuilder &AddDefaultT1CC(const MachineInstrBuilder &MIB) {
|
|
return MIB.addReg(ARM::CPSR);
|
|
}
|
|
|
|
class ARMBaseInstrInfo : public TargetInstrInfoImpl {
|
|
protected:
|
|
// Can be only subclassed.
|
|
explicit ARMBaseInstrInfo(const ARMSubtarget &STI);
|
|
public:
|
|
// Return the non-pre/post incrementing version of 'Opc'. Return 0
|
|
// if there is not such an opcode.
|
|
virtual unsigned getUnindexedOpcode(unsigned Opc) const =0;
|
|
|
|
// Return the opcode that implements 'Op', or 0 if no opcode
|
|
virtual unsigned getOpcode(ARMII::Op Op) const =0;
|
|
|
|
// Return true if the block does not fall through.
|
|
virtual bool BlockHasNoFallThrough(const MachineBasicBlock &MBB) const =0;
|
|
|
|
virtual MachineInstr *convertToThreeAddress(MachineFunction::iterator &MFI,
|
|
MachineBasicBlock::iterator &MBBI,
|
|
LiveVariables *LV) const;
|
|
|
|
virtual const ARMBaseRegisterInfo &getRegisterInfo() const =0;
|
|
|
|
// Branch analysis.
|
|
virtual bool AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB,
|
|
MachineBasicBlock *&FBB,
|
|
SmallVectorImpl<MachineOperand> &Cond,
|
|
bool AllowModify) const;
|
|
virtual unsigned RemoveBranch(MachineBasicBlock &MBB) const;
|
|
virtual unsigned InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
|
|
MachineBasicBlock *FBB,
|
|
const SmallVectorImpl<MachineOperand> &Cond) const;
|
|
|
|
virtual
|
|
bool ReverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const;
|
|
|
|
// Predication support.
|
|
bool isPredicated(const MachineInstr *MI) const {
|
|
int PIdx = MI->findFirstPredOperandIdx();
|
|
return PIdx != -1 && MI->getOperand(PIdx).getImm() != ARMCC::AL;
|
|
}
|
|
|
|
ARMCC::CondCodes getPredicate(const MachineInstr *MI) const {
|
|
int PIdx = MI->findFirstPredOperandIdx();
|
|
return PIdx != -1 ? (ARMCC::CondCodes)MI->getOperand(PIdx).getImm()
|
|
: ARMCC::AL;
|
|
}
|
|
|
|
virtual
|
|
bool PredicateInstruction(MachineInstr *MI,
|
|
const SmallVectorImpl<MachineOperand> &Pred) const;
|
|
|
|
virtual
|
|
bool SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
|
|
const SmallVectorImpl<MachineOperand> &Pred2) const;
|
|
|
|
virtual bool DefinesPredicate(MachineInstr *MI,
|
|
std::vector<MachineOperand> &Pred) const;
|
|
|
|
/// GetInstSize - Returns the size of the specified MachineInstr.
|
|
///
|
|
virtual unsigned GetInstSizeInBytes(const MachineInstr* MI) const;
|
|
|
|
/// Return true if the instruction is a register to register move and return
|
|
/// the source and dest operands and their sub-register indices by reference.
|
|
virtual bool isMoveInstr(const MachineInstr &MI,
|
|
unsigned &SrcReg, unsigned &DstReg,
|
|
unsigned &SrcSubIdx, unsigned &DstSubIdx) const;
|
|
|
|
virtual unsigned isLoadFromStackSlot(const MachineInstr *MI,
|
|
int &FrameIndex) const;
|
|
virtual unsigned isStoreToStackSlot(const MachineInstr *MI,
|
|
int &FrameIndex) const;
|
|
|
|
virtual bool copyRegToReg(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I,
|
|
unsigned DestReg, unsigned SrcReg,
|
|
const TargetRegisterClass *DestRC,
|
|
const TargetRegisterClass *SrcRC) const;
|
|
virtual void storeRegToStackSlot(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator MBBI,
|
|
unsigned SrcReg, bool isKill, int FrameIndex,
|
|
const TargetRegisterClass *RC) const;
|
|
|
|
virtual void storeRegToAddr(MachineFunction &MF, unsigned SrcReg, bool isKill,
|
|
SmallVectorImpl<MachineOperand> &Addr,
|
|
const TargetRegisterClass *RC,
|
|
SmallVectorImpl<MachineInstr*> &NewMIs) const;
|
|
|
|
virtual void loadRegFromStackSlot(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator MBBI,
|
|
unsigned DestReg, int FrameIndex,
|
|
const TargetRegisterClass *RC) const;
|
|
|
|
virtual void loadRegFromAddr(MachineFunction &MF, unsigned DestReg,
|
|
SmallVectorImpl<MachineOperand> &Addr,
|
|
const TargetRegisterClass *RC,
|
|
SmallVectorImpl<MachineInstr*> &NewMIs) const;
|
|
|
|
virtual bool canFoldMemoryOperand(const MachineInstr *MI,
|
|
const SmallVectorImpl<unsigned> &Ops) const;
|
|
|
|
virtual MachineInstr* foldMemoryOperandImpl(MachineFunction &MF,
|
|
MachineInstr* MI,
|
|
const SmallVectorImpl<unsigned> &Ops,
|
|
int FrameIndex) const;
|
|
|
|
virtual MachineInstr* foldMemoryOperandImpl(MachineFunction &MF,
|
|
MachineInstr* MI,
|
|
const SmallVectorImpl<unsigned> &Ops,
|
|
MachineInstr* LoadMI) const;
|
|
};
|
|
}
|
|
|
|
#endif
|