6502/millfork
1
0
Fork 0
mirror of https://github.com/KarolS/millfork.git synced 2024-07-05 09:28:54 +00:00
Code Issues Projects Releases Wiki Activity

Z80: Correctly analyze flow through LDIR and LDDR

Browse Source
This commit is contained in:
Karol Stasiak 2018-08-07 17:33:50 +02:00
parent c846a19eef
commit a8f6bc4c0e
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/millfork/assembly/z80/ZLine.scala
View File

@ -604,6 +604,7 @@ case class ZLine(opcode: ZOpcode.Value, registers: ZRegisters, parameter: Consta
case _ => false
}
case EX_DE_HL => r == D || r == E || r == H || r == L
case LDIR | LDDR => r == D || r == E || r == H || r == L || r == B || r == C
case JP | JR | RET | RETI | RETN |
POP |
DISCARD_A | DISCARD_BC | DISCARD_DE | DISCARD_IX | DISCARD_IY | DISCARD_HL | DISCARD_F => false
@ -744,6 +745,7 @@ case class ZLine(opcode: ZOpcode.Value, registers: ZRegisters, parameter: Consta
case _ => false
}
case EX_DE_HL => r == D || r == E || r == H || r == L
case LDIR | LDDR => r == D || r == E || r == H || r == L || r == B || r == C
case JP | JR | RET | RETI | RETN |
PUSH |
DISCARD_A | DISCARD_BC | DISCARD_DE | DISCARD_IX | DISCARD_IY | DISCARD_HL | DISCARD_F => false