1
0
mirror of https://github.com/rkujawa/rk65c02.git synced 2024-12-12 10:30:23 +00:00

Fix missing breaks in indirect zero page handling switch.

This commit is contained in:
Radosław Kujawa 2017-01-24 22:18:02 +01:00
parent 3a4a0a06d3
commit 90b6c06e32

View File

@ -189,18 +189,18 @@ instruction_data_write_1(rk65c02emu_t *e, instrdef_t *id, instruction_t *i, uint
case ABSOLUTE: case ABSOLUTE:
bus_write_1(e->bus, i->op1 + (i->op2 << 8), val); bus_write_1(e->bus, i->op1 + (i->op2 << 8), val);
break; break;
case ACCUMULATOR:
case IMMEDIATE:
case IZPX: case IZPX:
/* XXX */ /* XXX */
iaddr = bus_read_1(e->bus, i->op1 + e->regs.X); iaddr = bus_read_1(e->bus, i->op1 + e->regs.X);
iaddr |= (bus_read_1(e->bus, i->op1 + e->regs.X + 1) << 8); iaddr |= (bus_read_1(e->bus, i->op1 + e->regs.X + 1) << 8);
bus_write_1(e->bus, iaddr, val); bus_write_1(e->bus, iaddr, val);
break;
case IZPY: case IZPY:
/* XXX */ /* XXX */
iaddr = bus_read_1(e->bus, i->op1); iaddr = bus_read_1(e->bus, i->op1);
iaddr |= (bus_read_1(e->bus, i->op1 + 1) << 8); iaddr |= (bus_read_1(e->bus, i->op1 + 1) << 8);
bus_write_1(e->bus, iaddr, val + e->regs.Y); bus_write_1(e->bus, iaddr, val + e->regs.Y);
break;
case ABSOLUTEX: case ABSOLUTEX:
bus_write_1(e->bus, (i->op1 + (i->op2 << 8)) + e->regs.X, val); bus_write_1(e->bus, (i->op1 + (i->op2 << 8)) + e->regs.X, val);
break; break;
@ -209,6 +209,8 @@ instruction_data_write_1(rk65c02emu_t *e, instrdef_t *id, instruction_t *i, uint
break; break;
case ZPR: case ZPR:
/* XXX */ /* XXX */
case ACCUMULATOR:
case IMMEDIATE:
case RELATIVE: case RELATIVE:
case IABSOLUTE: case IABSOLUTE:
case IABSOLUTEX: case IABSOLUTEX: