Apple-1-HW
/
Apple1_MiST
mirror of https://github.com/nippur72/Apple1_MiST.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
apple1 for MiST FPGA
52 Commits 1 Branch 0 Tags 2.5 MiB
VHDL 51.6%
Verilog 37.9%
SystemVerilog 8.9%
xBase 1.3%
Tcl 0.2%
Other 0.1%
Go to file
nino-porcino b55ca2d093 add handy batch file to copy output to FPGA 2022-01-09 17:39:09 +01:00
rtl emulate RAM refresh lost CPU cycles 2022-01-09 17:38:47 +01:00
.gitattributes Initial commit 2021-12-29 16:05:17 +01:00
.gitignore fork Gehstock's project 2021-12-29 16:18:10 +01:00
README.md Update README.md 2022-01-06 10:48:31 +01:00
apple-one.qpf fork Gehstock's project 2021-12-29 16:18:10 +01:00
apple-one.qsf add missing signals 2022-01-08 00:15:58 +01:00
c.bat add handy batch file to copy output to FPGA 2022-01-09 17:39:09 +01:00
clean.bat fork Gehstock's project 2021-12-29 16:18:10 +01:00
pll.qip fork Gehstock's project 2021-12-29 16:18:10 +01:00

README.md

Apple1_MIST

Apple1 implementation for the MiST FPGA.

This was forked from Gehstock's project.

How to use

  • F1 clears the Apple-1 display
  • F12 open the MiST menu for loading .PRG files

.PRG files are plain binary files with two byte load address as the first two bytes of the file

CHANGELOG

2021-12-28

  • 15 kHz video output (NTSC) and use of MiST scandoubler/video pipeline
  • more accurate 7x8 character matrix (5x7 + hardware spacing)
  • clock is now derived from 14.31818 instead of 25 MHz (more accurate)
  • serial port communication feature is disabled/removed