Apple-1-HW/Apple1_MiST
1
0
Fork 0
mirror of https://github.com/nippur72/Apple1_MiST.git synced 2024-06-01 23:41:28 +00:00
Code Issues Projects Releases Wiki Activity
apple1 for MiST FPGA
34 Commits 1 Branch 0 Tags 2.5 MiB
VHDL 51.6%
Verilog 37.9%
SystemVerilog 8.9%
xBase 1.3%
Tcl 0.2%
Other 0.1%
c360c6ee7f
Go to file
nino-porcino c360c6ee7f use 2 ram banks, attempt to make SDRAM work
2022-01-05 18:24:02 +01:00
rtl use 2 ram banks, attempt to make SDRAM work 2022-01-05 18:24:02 +01:00
.gitattributes Initial commit 2021-12-29 16:05:17 +01:00
.gitignore fork Gehstock's project 2021-12-29 16:18:10 +01:00
apple-one.qpf fork Gehstock's project 2021-12-29 16:18:10 +01:00
apple-one.qsf make ram module variable in size 2022-01-05 18:23:14 +01:00
clean.bat fork Gehstock's project 2021-12-29 16:18:10 +01:00
pll.qip fork Gehstock's project 2021-12-29 16:18:10 +01:00
README.md fork Gehstock's project 2021-12-29 16:18:10 +01:00

README.md

Apple1_MIST

Apple1 implementation for the MiST FPGA.

This was forked from Gehstock's project.

CHANGELOG

2021-12-28

  • 15 kHz video output (NTSC) and use of MiST scandoubler/video pipeline
  • more accurate 7x8 character matrix (5x7 + hardware spacing)
  • clock is now derived from 14.31818 instead of 25 MHz (more accurate)
  • serial port communication feature is disabled/removed