Apple-1-HW/RC6502-Apple-1-Replica
1
0
Fork 0
mirror of https://github.com/tebl/RC6502-Apple-1-Replica.git synced 2024-11-21 07:33:46 +00:00
Code Issues Projects Releases Wiki Activity

SBC board cleaned up and exported

Browse Source
This commit is contained in:
Tor-Eirik Bakke Lunde 2020-01-25 16:14:53 +01:00
parent cd0e3f28b8
commit 555ef87377
19 changed files with 20 additions and 127 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
RC6502 Apple 1 SBC/RC6502 Apple 1 SBC.kicad_pcb
View File

@ -5,7 +5,7 @@
(no_connects 0)
(area 114.23 35.22 220.820001 148.420001)
(thickness 1.6)
(drawings 200)
(drawings 197)
(tracks 2389)
(zones 0)
(modules 48)
@ -21,7 +21,7 @@
(34 B.Paste user hide)
(35 F.Paste user hide)
(36 B.SilkS user)
(37 F.SilkS user hide)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
@ -3662,11 +3662,6 @@
(gr_text "UM6502\nSY6502\nR65C02" (at 155.575 129.54 90) (layer F.SilkS)
(effects (font (size 1.5 1.5) (thickness 0.2)) (justify left))
)
(gr_text "Pin 1" (at 213.995 127 90) (layer B.SilkS)
(effects (font (size 1.5 1.5) (thickness 0.3)) (justify left mirror))
)
(gr_line (start 212.725 126.365) (end 212.725 133.985) (angle 90) (layer B.SilkS) (width 0.2))
(gr_line (start 215.265 126.365) (end 212.725 126.365) (angle 90) (layer B.SilkS) (width 0.2))
(gr_line (start 182.88 42.545) (end 182.88 46.355) (angle 90) (layer B.SilkS) (width 0.2))
(gr_line (start 158.75 46.99) (end 186.055 46.99) (angle 90) (layer B.SilkS) (width 0.2))
(gr_line (start 186.055 41.91) (end 158.75 41.91) (angle 90) (layer B.SilkS) (width 0.2))

6
RC6502 Apple 1 SBC/RC6502 Apple 1 SBC.pro
View File

@ -1,4 +1,4 @@
update=21/01/2020 23:59:55
update=25/01/2020 16:13:07
version=1
last_client=kicad
[pcbnew]
@ -23,8 +23,6 @@ ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[general]
version=1
[eeschema]
version=1
LibDir=../common/library
@ -62,6 +60,8 @@ LibName30=65xx
LibName31=mc6821
LibName32=6502
LibName33=rc6502_backplane
[general]
version=1
[schematic_editor]
version=1
PageLayoutDescrFile=

2
RC6502 Apple 1 SBC/export/RC6502 Apple 1 SBC-B.Cu.gbl
View File

@ -1,7 +1,7 @@
G04 #@! TF.FileFunction,Copper,L2,Bot,Signal*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/22/20 20:09:16*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/25/20 16:13:12*
%MOMM*%
%LPD*%
G01*

2
RC6502 Apple 1 SBC/export/RC6502 Apple 1 SBC-B.Mask.gbs
View File

@ -1,7 +1,7 @@
G04 #@! TF.FileFunction,Soldermask,Bot*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/22/20 20:09:16*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/25/20 16:13:12*
%MOMM*%
%LPD*%
G01*

2
RC6502 Apple 1 SBC/export/RC6502 Apple 1 SBC-B.Paste.gbp
View File

@ -1,7 +1,7 @@
G04 #@! TF.FileFunction,Paste,Bot*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/22/20 20:09:16*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/25/20 16:13:12*
%MOMM*%
%LPD*%
G01*

43
RC6502 Apple 1 SBC/export/RC6502 Apple 1 SBC-B.SilkS.gbo
View File

@ -1,7 +1,7 @@
G04 #@! TF.FileFunction,Legend,Bot*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/22/20 20:09:16*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/25/20 16:13:12*
%MOMM*%
%LPD*%
G01*
@ -9,7 +9,6 @@ G04 APERTURE LIST*
%ADD10C,0.100000*%
%ADD11C,0.200000*%
%ADD12C,0.150000*%
%ADD13C,0.300000*%
G04 APERTURE END LIST*
D10*
D11*
@ -2343,47 +2342,7 @@ X155721188Y-45727381D01*
X155768807Y-45679762D01*
X155721188Y-45632143D01*
X155721188Y-45727381D01*
D13*
X214673571Y-127357143D02*
X213173571Y-127357143D01*
X213173571Y-127928571D01*
X213245000Y-128071429D01*
X213316429Y-128142857D01*
X213459286Y-128214286D01*
X213673571Y-128214286D01*
X213816429Y-128142857D01*
X213887857Y-128071429D01*
X213959286Y-127928571D01*
X213959286Y-127357143D01*
X214673571Y-128857143D02*
X213673571Y-128857143D01*
X213173571Y-128857143D02*
X213245000Y-128785714D01*
X213316429Y-128857143D01*
X213245000Y-128928571D01*
X213173571Y-128857143D01*
X213316429Y-128857143D01*
X213673571Y-129571429D02*
X214673571Y-129571429D01*
X213816429Y-129571429D02*
X213745000Y-129642857D01*
X213673571Y-129785715D01*
X213673571Y-130000000D01*
X213745000Y-130142857D01*
X213887857Y-130214286D01*
X214673571Y-130214286D01*
X214673571Y-132857143D02*
X214673571Y-132000000D01*
X214673571Y-132428572D02*
X213173571Y-132428572D01*
X213387857Y-132285715D01*
X213530714Y-132142857D01*
X213602143Y-132000000D01*
D11*
X212725000Y-126365000D02*
X212725000Y-133985000D01*
X215265000Y-126365000D02*
X212725000Y-126365000D01*
X182880000Y-42545000D02*
X182880000Y-46355000D01*
X158750000Y-46990000D02*

2
RC6502 Apple 1 SBC/export/RC6502 Apple 1 SBC-Dwgs.User.gbr
View File

@ -1,7 +1,7 @@
G04 #@! TF.FileFunction,Drawing*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/22/20 20:09:16*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/25/20 16:13:12*
%MOMM*%
%LPD*%
G01*

2
RC6502 Apple 1 SBC/export/RC6502 Apple 1 SBC-Edge.Cuts.gm1
View File

@ -1,7 +1,7 @@
G04 #@! TF.FileFunction,Profile,NP*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/22/20 20:09:16*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/25/20 16:13:12*
%MOMM*%
%LPD*%
G01*

2
RC6502 Apple 1 SBC/export/RC6502 Apple 1 SBC-F.Cu.gtl
View File

@ -1,7 +1,7 @@
G04 #@! TF.FileFunction,Copper,L1,Top,Signal*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/22/20 20:09:16*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/25/20 16:13:12*
%MOMM*%
%LPD*%
G01*

2
RC6502 Apple 1 SBC/export/RC6502 Apple 1 SBC-F.Mask.gts
View File

@ -1,7 +1,7 @@
G04 #@! TF.FileFunction,Soldermask,Top*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/22/20 20:09:16*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/25/20 16:13:12*
%MOMM*%
%LPD*%
G01*

2
RC6502 Apple 1 SBC/export/RC6502 Apple 1 SBC-F.Paste.gtp
View File

@ -1,7 +1,7 @@
G04 #@! TF.FileFunction,Paste,Top*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/22/20 20:09:16*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/25/20 16:13:12*
%MOMM*%
%LPD*%
G01*

2
RC6502 Apple 1 SBC/export/RC6502 Apple 1 SBC-F.SilkS.gto
View File

@ -1,7 +1,7 @@
G04 #@! TF.FileFunction,Legend,Top*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/22/20 20:09:16*
G04 Created by KiCad (PCBNEW 4.0.7) date 01/25/20 16:13:12*
%MOMM*%
%LPD*%
G01*

2
RC6502 Apple 1 SBC/export/RC6502 Apple 1 SBC.drl
View File

@ -1,5 +1,5 @@
M48
;DRILL file {KiCad 4.0.7} date 01/22/20 20:09:19
;DRILL file {KiCad 4.0.7} date 01/25/20 16:13:14
;FORMAT={2:4/ absolute / inch / suppress leading zeros}
FMAT,2
INCH,TZ

BIN
RC6502 Apple 1 SBC/export/RC6502 Apple 1 SBC.pdf
View File

Binary file not shown.

3
RC6502 Serial Adapter/RC6502 Serial Adapter-cache.lib
View File

@ -479,6 +479,7 @@ T 0 100 300 60 0 0 0 GND Normal 0 L C
T 0 100 -200 60 0 0 0 IRQ Normal 0 L C
T 0 100 -1700 60 0 0 0 NMI Normal 0 L C
T 0 100 -100 60 0 0 0 PHI0 Normal 0 L C
T 0 100 -300 60 0 0 0 PHI1 Normal 0 L C
T 0 100 100 60 0 0 0 PHI2 Normal 0 L C
T 0 100 -500 60 0 0 0 RDY Normal 0 L C
T 0 100 0 60 0 0 0 RESET Normal 0 L C
@ -546,7 +547,7 @@ X A4 12 -200 800 150 R 50 50 1 1 B
X IRQ 22 -200 -200 150 R 50 50 1 1 B
X D5 32 -200 -1200 150 R 50 50 1 1 B
X A3 13 -200 700 150 R 50 50 1 1 B
X P23 23 -200 -300 150 R 50 50 1 1 N
X PHI1 23 -200 -300 150 R 50 50 1 1 B C
X D6 33 -200 -1300 150 R 50 50 1 1 B
X A2 14 -200 600 150 R 50 50 1 1 B
X RW 24 -200 -400 150 R 50 50 1 1 B

4
RC6502 Serial Adapter/RC6502 Serial Adapter.sch
View File

@ -74,7 +74,7 @@ $Comp
L 74LS138 U5
U 1 1 5C3F2CED
P 8100 2200
F 0 "U5" H 8200 2700 50 0000 C CNN
F 0 "U5" H 8100 2700 50 0000 C CNN
F 1 "74LS138" H 8250 1651 50 0000 C CNN
F 2 "Housings_DIP:DIP-16_W7.62mm" H 8100 2200 50 0001 C CNN
F 3 "" H 8100 2200 50 0001 C CNN
@ -85,7 +85,7 @@ $Comp
L 74LS138 U4
U 1 1 5C3F2CEE
P 6725 2200
F 0 "U4" H 6825 2700 50 0000 C CNN
F 0 "U4" H 6725 2700 50 0000 C CNN
F 1 "74LS138" H 6875 1651 50 0000 C CNN
F 2 "Housings_DIP:DIP-16_W7.62mm" H 6725 2200 50 0001 C CNN
F 3 "" H 6725 2200 50 0001 C CNN

9
Templates/r6551.bck
View File

@ -1,9 +0,0 @@
EESchema-DOCLIB Version 2.0
#
$CMP R6551
D EEROM 32Kx8bits
K EEROM ROM
F memory/28c256.pdf
$ENDCMP
#
#End Doc Library

9
Templates/r6551.dcm
View File

@ -1,9 +0,0 @@
EESchema-DOCLIB Version 2.0
#
$CMP R6551
D EEROM 32Kx8bits
K EEROM ROM
F memory/28c256.pdf
$ENDCMP
#
#End Doc Library

44
Templates/r6551.lib
View File

@ -1,44 +0,0 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# R6551
#
DEF R6551 U 0 40 Y Y 1 F N
F0 "U" 200 1000 50 H V C CNN
F1 "R6551" 300 -1000 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
X GND 1 0 -1000 50 U 50 50 0 0 W N
X VCC 15 0 1000 50 D 50 50 0 0 W N
S -400 950 400 -950 0 1 0 N
X CS0 2 -700 -400 300 R 50 50 1 1 I
X ~CS1 3 -700 -500 300 R 50 50 1 1 I L
X ~RESET 4 -700 -600 300 R 50 50 1 1 I L
X XTLI 6 700 600 300 L 50 50 1 1 P C
X XTLO 7 700 900 300 L 50 50 1 1 P C
X ~RTS 8 700 -600 300 L 50 50 1 1 O V
X ~CTS 9 700 -700 300 L 50 50 1 1 I L
X TxD 10 700 -900 300 L 50 50 1 1 O
X D2 20 -700 300 300 R 50 50 1 1 T
X ~DTR 11 700 -200 300 L 50 50 1 1 O V
X D3 21 -700 200 300 R 50 50 1 1 T
X RxD 12 700 -800 300 L 50 50 1 1 I
X D4 22 -700 100 300 R 50 50 1 1 T
X RS0 13 -700 900 300 R 50 50 1 1 I
X D5 23 -700 0 300 R 50 50 1 1 T
X RS1 14 -700 800 300 R 50 50 1 1 I
X D6 24 -700 -100 300 R 50 50 1 1 T
X D7 25 -700 -200 300 R 50 50 1 1 T
X RxC 25 700 400 300 L 50 50 1 1 B
X ~DCD 16 700 -400 300 L 50 50 1 1 I L
X ~IRQ 26 -700 -700 300 R 50 50 1 1 I L
X ~DSR 17 700 -300 300 L 50 50 1 1 I L
X Phi2 27 -700 -800 300 R 50 50 1 1 I
X D0 18 -700 500 300 R 50 50 1 1 T
X R/~W 28 -700 -900 300 R 50 50 1 1 I L
X D1 19 -700 400 300 R 50 50 1 1 T
ENDDRAW
ENDDEF
#
#End Library