Commit Graph

11 Commits

Author SHA1 Message Date
Alan Garfield ea220fb9ab added uart testbench to look at cts signal 2018-02-16 13:40:46 +11:00
Niels Moseley 0d0c3ed811
Merge pull request #14 from olofk/fusesoc
Fusesoc
2018-02-12 15:56:44 +01:00
Niels Moseley bad08ec595 Fixed ise_hexer to filter out more rubbish characters. Fixed S3E starterkit toplevel (ROM/RAM parameters) 2018-02-12 15:53:02 +01:00
Olof Kindgren 3a330aeccb Remove non-existing port assignments 2018-02-12 15:19:40 +01:00
Olof Kindgren 2226afe669 Expose ROM/RAM files as top-level parameters
This allows file names to be overridden at compile-time.

It also gets rid of the ifdef SIM in the verilog components
2018-02-12 14:04:00 +01:00
Niels Moseley 9bf7d101cc Light maintenance. 2018-02-12 01:57:15 +01:00
Niels Moseley 77b5847611 Added Spartan 3E starter kit implementation (work in progress!). 2018-02-12 01:52:10 +01:00
Alan Garfield 120dac091b Moved test benches to tools 2018-02-12 07:02:41 +11:00
Niels Moseley 894c50ff4e Added debounced PS/2 keyboard interface and A1 top-level selection between keyboard and UART RX 2018-02-08 23:47:09 +01:00
Niels Moseley 237d35491a Fixed Quartus VGA reversal bug/feature. Removed bit reversing logic and created bit-reversed font rom hex file 2018-02-08 17:51:30 +01:00
Niels Moseley 7886763229 Added VGA font rom conversion program. 2018-02-07 19:24:14 +01:00