Apple-1-HW/verilog-apple-one
1
0
Fork 0
mirror of https://github.com/alangarf/apple-one.git synced 2024-11-07 05:05:32 +00:00
Code Issues Projects Releases Wiki Activity
149334259d
verilog-apple-one/boards
History
Alan Garfield 149334259d Cleaned up mess, and added HX8K board top file
2018-01-27 13:40:59 +11:00
..
ice40hx8k Cleaned up mess, and added HX8K board top file 2018-01-27 13:40:59 +11:00
terasic_de0 Added timing constraints and pin assignments to DE0 board. Integrated the 1MHz clock enable signal into the core top level. Top level now requires a 25MHz clock signal. 2018-01-26 22:38:46 +01:00