Apple-1-HW/verilog-apple-one
1
0
Fork 0
mirror of https://github.com/alangarf/apple-one.git synced 2024-07-09 23:28:59 +00:00
Code Issues Projects Releases Wiki Activity
15f476b9eb
verilog-apple-one/rtl
History
Niels Moseley 15f476b9eb Fixed irq_n and nmi_n active low/high bug
2018-01-27 22:58:07 +01:00
..
boards Added missing 7-segment display driver for DE0 board 2018-01-27 18:47:56 +01:00
cpu Fixed irq_n and nmi_n active low/high bug 2018-01-27 22:58:07 +01:00
led_and_key move things around. 2018-01-27 00:21:05 +11:00
uart added reset logic to uart and CPU 2018-01-28 00:23:09 +11:00
vga move things around. 2018-01-27 00:21:05 +11:00
apple1.v Added missing 7-segment display driver for DE0 board 2018-01-27 18:47:56 +01:00
ram.v Yay got iverilog sim working! 2018-01-27 22:13:52 +11:00
rom_wozmon.v Yay got iverilog sim working! 2018-01-27 22:13:52 +11:00