Apple-1-HW/verilog-apple-one
1
0
Fork 0
mirror of https://github.com/alangarf/apple-one.git synced 2025-01-08 09:32:05 +00:00
Code Issues Projects Releases Wiki Activity
2226afe669
verilog-apple-one/rtl
History
Olof Kindgren 2226afe669 Expose ROM/RAM files as top-level parameters 
This allows file names to be overridden at compile-time.

It also gets rid of the ifdef SIM in the verilog components
2018-02-12 14:04:00 +01:00
..
boards Expose ROM/RAM files as top-level parameters 2018-02-12 14:04:00 +01:00
cpu
led_and_key
ps2keyboard
uart
vga Expose ROM/RAM files as top-level parameters 2018-02-12 14:04:00 +01:00
apple1.v Expose ROM/RAM files as top-level parameters 2018-02-12 14:04:00 +01:00
clock.v
pwr_reset.v
ram.v Expose ROM/RAM files as top-level parameters 2018-02-12 14:04:00 +01:00
rom_basic.v Expose ROM/RAM files as top-level parameters 2018-02-12 14:04:00 +01:00
rom_wozmon.v Expose ROM/RAM files as top-level parameters 2018-02-12 14:04:00 +01:00