Apple-1-HW/verilog-apple-one
1
0
Fork 0
mirror of https://github.com/alangarf/apple-one.git synced 2024-10-05 17:56:24 +00:00
Code Issues Projects Releases Wiki Activity
6f7812f51d
verilog-apple-one/boards/terasic_de0
History
Niels Moseley fe05766894 Fixed address lines of Basic ROM
2018-01-28 20:18:56 +01:00
..
apple-one.pin Disabled ice40 specific define and clock generation. Added Terasic DE0 Quartus files. 2018-01-26 21:29:12 +01:00
apple-one.qpf Disabled ice40 specific define and clock generation. Added Terasic DE0 Quartus files. 2018-01-26 21:29:12 +01:00
apple-one.qsf Fixed address lines of Basic ROM 2018-01-28 20:18:56 +01:00
apple-one.sdc Adding missing DE0 timing constraints file 2018-01-27 23:02:05 +01:00