Apple-1-HW/verilog-apple-one
1
0
Fork 0
mirror of https://github.com/alangarf/apple-one.git synced 2025-03-13 09:32:41 +00:00
Code Issues Projects Releases Wiki Activity
verilog-apple-one/rtl
History
Niels Moseley c244a3bc5d Fixed bug in pc_monitor signal
2018-01-27 18:15:19 +01:00
..
boards
Added 6502 PC monitoring
2018-01-27 18:11:33 +01:00
cpu
Fixed bug in pc_monitor signal
2018-01-27 18:15:19 +01:00
led_and_key
…
uart
added reset logic to uart and CPU
2018-01-28 00:23:09 +11:00
vga
…
apple1.v
Added 6502 PC monitoring
2018-01-27 18:11:33 +01:00
ram.v
Yay got iverilog sim working!
2018-01-27 22:13:52 +11:00
rom_wozmon.v
Yay got iverilog sim working!
2018-01-27 22:13:52 +11:00