Add files via upload

This commit is contained in:
fred6502 2018-06-07 15:07:39 -07:00 committed by GitHub
parent cb63b04a53
commit 6fb807667e
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
48 changed files with 6381 additions and 0 deletions

View File

@ -0,0 +1,31 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">
<!-- -->
<!-- For tool use only. Do not edit. -->
<!-- -->
<!-- ProjectNavigator created generated project file. -->
<!-- For use in tracking generated file and other information -->
<!-- allowing preservation of process status. -->
<!-- -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. -->
<version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>
<sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AppleIIGateSch.xise"/>
<files xmlns="http://www.xilinx.com/XMLSchema">
<file xil_pn:fileType="FILE_NCD" xil_pn:name="ClockVideoGenerator_guide.ncd" xil_pn:origination="imported"/>
<file xil_pn:fileType="FILE_NCD" xil_pn:name="chip74LS161_guide.ncd" xil_pn:origination="imported"/>
</files>
<transforms xmlns="http://www.xilinx.com/XMLSchema"/>
</generated_project>

View File

@ -0,0 +1,408 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">
<header>
<!-- ISE source project file created by Project Navigator. -->
<!-- -->
<!-- This file contains project source information including a list of -->
<!-- project source files, project and process properties. This file, -->
<!-- along with the project source files, is sufficient to open and -->
<!-- implement in ISE Project Navigator. -->
<!-- -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. -->
</header>
<version xil_pn:ise_version="14.7" xil_pn:schema_version="2"/>
<files>
<file xil_pn:name="chip74LS161.sch" xil_pn:type="FILE_SCHEMATIC">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="0"/>
<association xil_pn:name="Implementation" xil_pn:seqID="4"/>
</file>
<file xil_pn:name="JK_FlipFlop.sch" xil_pn:type="FILE_SCHEMATIC">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="0"/>
<association xil_pn:name="Implementation" xil_pn:seqID="0"/>
</file>
<file xil_pn:name="JK_FlipFlop_tb.v" xil_pn:type="FILE_VERILOG">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="0"/>
<association xil_pn:name="PostMapSimulation" xil_pn:seqID="3"/>
<association xil_pn:name="PostRouteSimulation" xil_pn:seqID="3"/>
<association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="3"/>
</file>
<file xil_pn:name="chip74LS161_tb.v" xil_pn:type="FILE_VERILOG">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="0"/>
<association xil_pn:name="PostMapSimulation" xil_pn:seqID="56"/>
<association xil_pn:name="PostRouteSimulation" xil_pn:seqID="56"/>
<association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="56"/>
</file>
<file xil_pn:name="chip74LS175.sch" xil_pn:type="FILE_SCHEMATIC">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="0"/>
<association xil_pn:name="Implementation" xil_pn:seqID="3"/>
</file>
<file xil_pn:name="chip74LS175_tb.v" xil_pn:type="FILE_VERILOG">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="0"/>
<association xil_pn:name="PostMapSimulation" xil_pn:seqID="70"/>
<association xil_pn:name="PostRouteSimulation" xil_pn:seqID="70"/>
<association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="70"/>
</file>
<file xil_pn:name="chipi74LS153.sch" xil_pn:type="FILE_SCHEMATIC">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="0"/>
<association xil_pn:name="Implementation" xil_pn:seqID="1"/>
</file>
<file xil_pn:name="chip74LS153_tb.v" xil_pn:type="FILE_VERILOG">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="0"/>
<association xil_pn:name="PostMapSimulation" xil_pn:seqID="75"/>
<association xil_pn:name="PostRouteSimulation" xil_pn:seqID="75"/>
<association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="75"/>
</file>
<file xil_pn:name="chip74S195.sch" xil_pn:type="FILE_SCHEMATIC">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="0"/>
<association xil_pn:name="Implementation" xil_pn:seqID="2"/>
</file>
<file xil_pn:name="chip74S195_tb.v" xil_pn:type="FILE_VERILOG">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="0"/>
<association xil_pn:name="PostMapSimulation" xil_pn:seqID="94"/>
<association xil_pn:name="PostRouteSimulation" xil_pn:seqID="94"/>
<association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="94"/>
</file>
<file xil_pn:name="ClockVideoGenerator.sch" xil_pn:type="FILE_SCHEMATIC">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="0"/>
<association xil_pn:name="Implementation" xil_pn:seqID="5"/>
</file>
<file xil_pn:name="ClockVideoGenerator_tb.v" xil_pn:type="FILE_VERILOG">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="0"/>
<association xil_pn:name="PostMapSimulation" xil_pn:seqID="90"/>
<association xil_pn:name="PostRouteSimulation" xil_pn:seqID="90"/>
<association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="90"/>
</file>
<file xil_pn:name="chip74LS257.sch" xil_pn:type="FILE_SCHEMATIC">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="1"/>
<association xil_pn:name="Implementation" xil_pn:seqID="0"/>
</file>
<file xil_pn:name="chip74LS257_tb.v" xil_pn:type="FILE_VERILOG">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="2"/>
<association xil_pn:name="PostMapSimulation" xil_pn:seqID="72"/>
<association xil_pn:name="PostRouteSimulation" xil_pn:seqID="72"/>
<association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="72"/>
</file>
</files>
<properties>
<property xil_pn:name="Add I/O Buffers" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Allow Logic Optimization Across Hierarchy" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Allow SelectMAP Pins to Persist" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Allow Unexpanded Blocks" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Allow Unmatched LOC Constraints" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Allow Unmatched Timing Group Constraints" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Analysis Effort Level" xil_pn:value="Standard" xil_pn:valueState="default"/>
<property xil_pn:name="Asynchronous To Synchronous" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Auto Implementation Compile Order" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Auto Implementation Top" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Automatic BRAM Packing" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Automatically Insert glbl Module in the Netlist" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Automatically Run Generate Target PROM/ACE File" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="BRAM Utilization Ratio" xil_pn:value="100" xil_pn:valueState="default"/>
<property xil_pn:name="Bring Out Global Set/Reset Net as a Port" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Bring Out Global Tristate Net as a Port" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Bus Delimiter" xil_pn:value="&lt;>" xil_pn:valueState="default"/>
<property xil_pn:name="CLB Pack Factor Percentage" xil_pn:value="100" xil_pn:valueState="default"/>
<property xil_pn:name="Case" xil_pn:value="Maintain" xil_pn:valueState="default"/>
<property xil_pn:name="Case Implementation Style" xil_pn:value="None" xil_pn:valueState="default"/>
<property xil_pn:name="Change Device Speed To" xil_pn:value="-4" xil_pn:valueState="default"/>
<property xil_pn:name="Change Device Speed To Post Trace" xil_pn:value="-4" xil_pn:valueState="default"/>
<property xil_pn:name="Combinatorial Logic Optimization" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Compile EDK Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Compile SIMPRIM (Timing) Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Compile UNISIM (Functional) Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Compile XilinxCoreLib (CORE Generator) Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Compile for HDL Debugging" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Configuration Clk (Configuration Pins)" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
<property xil_pn:name="Configuration Pin Done" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
<property xil_pn:name="Configuration Pin M0" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
<property xil_pn:name="Configuration Pin M1" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
<property xil_pn:name="Configuration Pin M2" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
<property xil_pn:name="Configuration Pin Program" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
<property xil_pn:name="Configuration Rate" xil_pn:value="Default (1)" xil_pn:valueState="default"/>
<property xil_pn:name="Correlate Output to Input Design" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Create ASCII Configuration File" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Create Binary Configuration File" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Create Bit File" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Create I/O Pads from Ports" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Create IEEE 1532 Configuration File" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Create Logic Allocation File" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Create Mask File" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Create ReadBack Data Files" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Cross Clock Analysis" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="DCI Update Mode" xil_pn:value="As Required" xil_pn:valueState="default"/>
<property xil_pn:name="DSP Utilization Ratio" xil_pn:value="100" xil_pn:valueState="default"/>
<property xil_pn:name="Decoder Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Delay Values To Be Read from SDF" xil_pn:value="Setup Time" xil_pn:valueState="default"/>
<property xil_pn:name="Device" xil_pn:value="xc3s500e" xil_pn:valueState="non-default"/>
<property xil_pn:name="Device Family" xil_pn:value="Spartan3E" xil_pn:valueState="non-default"/>
<property xil_pn:name="Device Speed Grade/Select ABS Minimum" xil_pn:value="-4" xil_pn:valueState="default"/>
<property xil_pn:name="Disable Detailed Package Model Insertion" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Do Not Escape Signal and Instance Names in Netlist" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Done (Output Events)" xil_pn:value="Default (4)" xil_pn:valueState="default"/>
<property xil_pn:name="Drive Done Pin High" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Enable BitStream Compression" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Enable Cyclic Redundancy Checking (CRC)" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Enable Debugging of Serial Mode BitStream" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Enable Hardware Co-Simulation" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Enable Internal Done Pipe" xil_pn:value="true" xil_pn:valueState="non-default"/>
<property xil_pn:name="Enable Message Filtering" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Enable Multi-Threading" xil_pn:value="Off" xil_pn:valueState="default"/>
<property xil_pn:name="Enable Outputs (Output Events)" xil_pn:value="Default (5)" xil_pn:valueState="default"/>
<property xil_pn:name="Equivalent Register Removal XST" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Evaluation Development Board" xil_pn:value="None Specified" xil_pn:valueState="default"/>
<property xil_pn:name="Exclude Compilation of Deprecated EDK Cores" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Exclude Compilation of EDK Sub-Libraries" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Extra Effort" xil_pn:value="None" xil_pn:valueState="default"/>
<property xil_pn:name="Extra Effort (Highest PAR level only)" xil_pn:value="None" xil_pn:valueState="default"/>
<property xil_pn:name="FPGA Start-Up Clock" xil_pn:value="CCLK" xil_pn:valueState="default"/>
<property xil_pn:name="FSM Encoding Algorithm" xil_pn:value="Auto" xil_pn:valueState="default"/>
<property xil_pn:name="FSM Style" xil_pn:value="LUT" xil_pn:valueState="default"/>
<property xil_pn:name="Filter Files From Compile Order" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Flatten Output Netlist" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Functional Model Target Language ArchWiz" xil_pn:value="Verilog" xil_pn:valueState="default"/>
<property xil_pn:name="Functional Model Target Language Coregen" xil_pn:value="Verilog" xil_pn:valueState="default"/>
<property xil_pn:name="Functional Model Target Language Schematic" xil_pn:value="Verilog" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Architecture Only (No Entity Declaration)" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Asynchronous Delay Report" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Clock Region Report" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Constraints Interaction Report" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Constraints Interaction Report Post Trace" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Datasheet Section" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Datasheet Section Post Trace" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Detailed MAP Report" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Multiple Hierarchical Netlist Files" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Post-Place &amp; Route Power Report" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Post-Place &amp; Route Simulation Model" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Generate RTL Schematic" xil_pn:value="Yes" xil_pn:valueState="default"/>
<property xil_pn:name="Generate SAIF File for Power Optimization/Estimation Par" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Testbench File" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Timegroups Section" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Generate Timegroups Section Post Trace" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Generics, Parameters" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Global Optimization Goal" xil_pn:value="AllClockNets" xil_pn:valueState="default"/>
<property xil_pn:name="Global Set/Reset Port Name" xil_pn:value="GSR_PORT" xil_pn:valueState="default"/>
<property xil_pn:name="Global Tristate Port Name" xil_pn:value="GTS_PORT" xil_pn:valueState="default"/>
<property xil_pn:name="Hierarchy Separator" xil_pn:value="/" xil_pn:valueState="default"/>
<property xil_pn:name="ISim UUT Instance Name" xil_pn:value="UUT" xil_pn:valueState="default"/>
<property xil_pn:name="Ignore User Timing Constraints Map" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Ignore User Timing Constraints Par" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Implementation Top" xil_pn:value="Module|ClockVideoGenerator" xil_pn:valueState="non-default"/>
<property xil_pn:name="Implementation Top File" xil_pn:value="ClockVideoGenerator.sch" xil_pn:valueState="non-default"/>
<property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/ClockVideoGenerator" xil_pn:valueState="non-default"/>
<property xil_pn:name="Include 'uselib Directive in Verilog File" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Include SIMPRIM Models in Verilog File" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Include UNISIM Models in Verilog File" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Include sdf_annotate task in Verilog File" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Incremental Compilation" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Insert Buffers to Prevent Pulse Swallowing" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Instantiation Template Target Language Schematic" xil_pn:value="Verilog" xil_pn:valueState="default"/>
<property xil_pn:name="Instantiation Template Target Language Xps" xil_pn:value="Verilog" xil_pn:valueState="default"/>
<property xil_pn:name="JTAG Pin TCK" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
<property xil_pn:name="JTAG Pin TDI" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
<property xil_pn:name="JTAG Pin TDO" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
<property xil_pn:name="JTAG Pin TMS" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
<property xil_pn:name="Keep Hierarchy" xil_pn:value="No" xil_pn:valueState="default"/>
<property xil_pn:name="Language" xil_pn:value="VHDL" xil_pn:valueState="default"/>
<property xil_pn:name="Last Applied Goal" xil_pn:value="Balanced" xil_pn:valueState="default"/>
<property xil_pn:name="Last Applied Strategy" xil_pn:value="Xilinx Default (unlocked)" xil_pn:valueState="default"/>
<property xil_pn:name="Last Unlock Status" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Launch SDK after Export" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Library for Verilog Sources" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Load glbl" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Logical Shifter Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Manual Implementation Compile Order" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Map Effort Level" xil_pn:value="High" xil_pn:valueState="default"/>
<property xil_pn:name="Map Slice Logic into Unused Block RAMs" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Max Fanout" xil_pn:value="100000" xil_pn:valueState="non-default"/>
<property xil_pn:name="Maximum Number of Lines in Report" xil_pn:value="1000" xil_pn:valueState="default"/>
<property xil_pn:name="Maximum Signal Name Length" xil_pn:value="20" xil_pn:valueState="default"/>
<property xil_pn:name="Move First Flip-Flop Stage" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Move Last Flip-Flop Stage" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Multiplier Style" xil_pn:value="Auto" xil_pn:valueState="default"/>
<property xil_pn:name="Mux Extraction" xil_pn:value="Yes" xil_pn:valueState="default"/>
<property xil_pn:name="Mux Style" xil_pn:value="Auto" xil_pn:valueState="default"/>
<property xil_pn:name="Netlist Hierarchy" xil_pn:value="As Optimized" xil_pn:valueState="default"/>
<property xil_pn:name="Netlist Translation Type" xil_pn:value="Timestamp" xil_pn:valueState="default"/>
<property xil_pn:name="Number of Clock Buffers" xil_pn:value="24" xil_pn:valueState="default"/>
<property xil_pn:name="Number of Paths in Error/Verbose Report" xil_pn:value="3" xil_pn:valueState="default"/>
<property xil_pn:name="Number of Paths in Error/Verbose Report Post Trace" xil_pn:value="3" xil_pn:valueState="default"/>
<property xil_pn:name="Optimization Effort" xil_pn:value="Normal" xil_pn:valueState="default"/>
<property xil_pn:name="Optimization Goal" xil_pn:value="Speed" xil_pn:valueState="default"/>
<property xil_pn:name="Optimization Strategy (Cover Mode)" xil_pn:value="Area" xil_pn:valueState="default"/>
<property xil_pn:name="Optimize Instantiated Primitives" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Other Bitgen Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other Compiler Options" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other Compiler Options Map" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other Compiler Options Par" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other Compiler Options Translate" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other Compxlib Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other Map Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other NETGEN Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other Ngdbuild Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other Place &amp; Route Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other Simulator Commands Behavioral" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other Simulator Commands Post-Map" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other Simulator Commands Post-Route" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other Simulator Commands Post-Translate" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other XPWR Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Other XST Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Output Extended Identifiers" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Output File Name" xil_pn:value="ClockVideoGenerator" xil_pn:valueState="default"/>
<property xil_pn:name="Overwrite Compiled Libraries" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Overwrite Existing Symbol" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Pack I/O Registers into IOBs" xil_pn:value="Auto" xil_pn:valueState="default"/>
<property xil_pn:name="Pack I/O Registers/Latches into IOBs" xil_pn:value="Off" xil_pn:valueState="default"/>
<property xil_pn:name="Package" xil_pn:value="fg320" xil_pn:valueState="non-default"/>
<property xil_pn:name="Perform Advanced Analysis" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Perform Advanced Analysis Post Trace" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Perform Timing-Driven Packing and Placement" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Place &amp; Route Effort Level (Overall)" xil_pn:value="High" xil_pn:valueState="default"/>
<property xil_pn:name="Place And Route Mode" xil_pn:value="Normal Place and Route" xil_pn:valueState="default"/>
<property xil_pn:name="Placer Effort Level (Overrides Overall Level)" xil_pn:value="None" xil_pn:valueState="default"/>
<property xil_pn:name="Port to be used" xil_pn:value="Auto - default" xil_pn:valueState="default"/>
<property xil_pn:name="Post Map Simulation Model Name" xil_pn:value="ClockVideoGenerator_map.v" xil_pn:valueState="default"/>
<property xil_pn:name="Post Place &amp; Route Simulation Model Name" xil_pn:value="ClockVideoGenerator_timesim.v" xil_pn:valueState="default"/>
<property xil_pn:name="Post Synthesis Simulation Model Name" xil_pn:value="ClockVideoGenerator_synthesis.v" xil_pn:valueState="default"/>
<property xil_pn:name="Post Translate Simulation Model Name" xil_pn:value="ClockVideoGenerator_translate.v" xil_pn:valueState="default"/>
<property xil_pn:name="Power Reduction Map" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Power Reduction Par" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Preferred Language" xil_pn:value="Verilog" xil_pn:valueState="default"/>
<property xil_pn:name="Priority Encoder Extraction" xil_pn:value="Yes" xil_pn:valueState="default"/>
<property xil_pn:name="Produce Verbose Report" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Project Description" xil_pn:value="Schematic entry of apple II from Apple II schematic. Using 74 series chips. Can't find a library of 74 series chips so will have to make my own verilog representations of them. &#xA;&#xA;Plan on using gate diagrams of the chips.. Not verilog descriptions. TTL diagrams always seem to have internal gate level representation of 74 sereis logic chips.&#xA;&#xA;Goal will be that if an Apple expansion connector is connected to the design that real Apple cards will be usable.. Of course voltage level shifters and what not will be needed.&#xA;&#xA;Hmm composite video signal is generated.. To use VGA port will need to translate composite signal to colors. I think there was a VHDL Apple II on an Altera board that might maybe have a module that does that.. Although looking at it I think it was a functional not gate level model so might not generate composite signal.&#xA;&#xA;May the force be with you." xil_pn:valueState="non-default"/>
<property xil_pn:name="Property Specification in Project File" xil_pn:value="Store all values" xil_pn:valueState="default"/>
<property xil_pn:name="RAM Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="RAM Style" xil_pn:value="Auto" xil_pn:valueState="default"/>
<property xil_pn:name="ROM Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="ROM Style" xil_pn:value="Auto" xil_pn:valueState="default"/>
<property xil_pn:name="Read Cores" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Regenerate Core" xil_pn:value="Under Current Project Setting" xil_pn:valueState="default"/>
<property xil_pn:name="Register Balancing" xil_pn:value="No" xil_pn:valueState="default"/>
<property xil_pn:name="Register Duplication" xil_pn:value="Off" xil_pn:valueState="default"/>
<property xil_pn:name="Register Duplication Xst" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Release Write Enable (Output Events)" xil_pn:value="Default (6)" xil_pn:valueState="default"/>
<property xil_pn:name="Rename Design Instance in Testbench File to" xil_pn:value="UUT" xil_pn:valueState="default"/>
<property xil_pn:name="Rename Top Level Architecture To" xil_pn:value="Structure" xil_pn:valueState="default"/>
<property xil_pn:name="Rename Top Level Entity to" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Rename Top Level Module To" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Report Fastest Path(s) in Each Constraint" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Report Fastest Path(s) in Each Constraint Post Trace" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Report Paths by Endpoint" xil_pn:value="3" xil_pn:valueState="default"/>
<property xil_pn:name="Report Paths by Endpoint Post Trace" xil_pn:value="3" xil_pn:valueState="default"/>
<property xil_pn:name="Report Type" xil_pn:value="Verbose Report" xil_pn:valueState="default"/>
<property xil_pn:name="Report Type Post Trace" xil_pn:value="Verbose Report" xil_pn:valueState="default"/>
<property xil_pn:name="Report Unconstrained Paths" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Report Unconstrained Paths Post Trace" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Reset DCM if SHUTDOWN &amp; AGHIGH performed" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Reset On Configuration Pulse Width" xil_pn:value="100" xil_pn:valueState="default"/>
<property xil_pn:name="Resource Sharing" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Retain Hierarchy" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Revision Select" xil_pn:value="00" xil_pn:valueState="default"/>
<property xil_pn:name="Revision Select Tristate" xil_pn:value="Disable" xil_pn:valueState="default"/>
<property xil_pn:name="Router Effort Level (Overrides Overall Level)" xil_pn:value="None" xil_pn:valueState="default"/>
<property xil_pn:name="Run Design Rules Checker (DRC)" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Run for Specified Time" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Run for Specified Time Map" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Run for Specified Time Par" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Run for Specified Time Translate" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Safe Implementation" xil_pn:value="No" xil_pn:valueState="default"/>
<property xil_pn:name="Security" xil_pn:value="Enable Readback and Reconfiguration" xil_pn:valueState="default"/>
<property xil_pn:name="Selected Module Instance Name" xil_pn:value="/chip74LS257_chip74LS257_sch_tb" xil_pn:valueState="non-default"/>
<property xil_pn:name="Selected Simulation Root Source Node Behavioral" xil_pn:value="work.chip74LS257_chip74LS257_sch_tb" xil_pn:valueState="non-default"/>
<property xil_pn:name="Selected Simulation Root Source Node Post-Map" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Selected Simulation Root Source Node Post-Route" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Selected Simulation Root Source Node Post-Translate" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Selected Simulation Source Node" xil_pn:value="UUT" xil_pn:valueState="default"/>
<property xil_pn:name="Shift Register Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Show All Models" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Simulation Model Target" xil_pn:value="Verilog" xil_pn:valueState="default"/>
<property xil_pn:name="Simulation Run Time ISim" xil_pn:value="30000 ns" xil_pn:valueState="non-default"/>
<property xil_pn:name="Simulation Run Time Map" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
<property xil_pn:name="Simulation Run Time Par" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
<property xil_pn:name="Simulation Run Time Translate" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
<property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)" xil_pn:valueState="default"/>
<property xil_pn:name="Slice Packing" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Slice Utilization Ratio" xil_pn:value="100" xil_pn:valueState="default"/>
<property xil_pn:name="Specify 'define Macro Name and Value" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Specify Top Level Instance Names Behavioral" xil_pn:value="work.chip74LS257_chip74LS257_sch_tb" xil_pn:valueState="default"/>
<property xil_pn:name="Specify Top Level Instance Names Post-Map" xil_pn:value="Default" xil_pn:valueState="default"/>
<property xil_pn:name="Specify Top Level Instance Names Post-Route" xil_pn:value="Default" xil_pn:valueState="default"/>
<property xil_pn:name="Specify Top Level Instance Names Post-Translate" xil_pn:value="Default" xil_pn:valueState="default"/>
<property xil_pn:name="Speed Grade" xil_pn:value="-4" xil_pn:valueState="non-default"/>
<property xil_pn:name="Starting Placer Cost Table (1-100) Map" xil_pn:value="1" xil_pn:valueState="default"/>
<property xil_pn:name="Starting Placer Cost Table (1-100) Par" xil_pn:value="1" xil_pn:valueState="default"/>
<property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)" xil_pn:valueState="default"/>
<property xil_pn:name="Target Simulator" xil_pn:value="Please Specify" xil_pn:valueState="default"/>
<property xil_pn:name="Timing Mode Map" xil_pn:value="Non Timing Driven" xil_pn:valueState="default"/>
<property xil_pn:name="Timing Mode Par" xil_pn:value="Performance Evaluation" xil_pn:valueState="default"/>
<property xil_pn:name="Top-Level Module Name in Output Netlist" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Top-Level Source Type" xil_pn:value="Schematic" xil_pn:valueState="non-default"/>
<property xil_pn:name="Trim Unconnected Signals" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Tristate On Configuration Pulse Width" xil_pn:value="0" xil_pn:valueState="default"/>
<property xil_pn:name="Unused IOB Pins" xil_pn:value="Pull Down" xil_pn:valueState="default"/>
<property xil_pn:name="Use 64-bit PlanAhead on 64-bit Systems" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Use Clock Enable" xil_pn:value="Yes" xil_pn:valueState="default"/>
<property xil_pn:name="Use Custom Project File Behavioral" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Use Custom Project File Post-Map" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Use Custom Project File Post-Route" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Use Custom Project File Post-Translate" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Use Custom Simulation Command File Behavioral" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Use Custom Simulation Command File Map" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Use Custom Simulation Command File Par" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Use Custom Simulation Command File Translate" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Use Custom Waveform Configuration File Behav" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Use Custom Waveform Configuration File Map" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Use Custom Waveform Configuration File Par" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Use Custom Waveform Configuration File Translate" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Use LOC Constraints" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Use RLOC Constraints" xil_pn:value="Yes" xil_pn:valueState="default"/>
<property xil_pn:name="Use Smart Guide" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Use Synchronous Reset" xil_pn:value="Yes" xil_pn:valueState="default"/>
<property xil_pn:name="Use Synchronous Set" xil_pn:value="Yes" xil_pn:valueState="default"/>
<property xil_pn:name="Use Synthesis Constraints File" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="User Browsed Strategy Files" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="UserID Code (8 Digit Hexadecimal)" xil_pn:value="0xFFFFFFFF" xil_pn:valueState="default"/>
<property xil_pn:name="VHDL Source Analysis Standard" xil_pn:value="VHDL-93" xil_pn:valueState="default"/>
<property xil_pn:name="Value Range Check" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="Verilog 2001 Xst" xil_pn:value="true" xil_pn:valueState="default"/>
<property xil_pn:name="Verilog Macros" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="Wait for DLL Lock (Output Events)" xil_pn:value="Default (NoWait)" xil_pn:valueState="default"/>
<property xil_pn:name="Working Directory" xil_pn:value="." xil_pn:valueState="non-default"/>
<property xil_pn:name="Write Timing Constraints" xil_pn:value="false" xil_pn:valueState="default"/>
<property xil_pn:name="XOR Collapsing" xil_pn:value="true" xil_pn:valueState="default"/>
<!-- -->
<!-- The following properties are for internal use only. These should not be modified.-->
<!-- -->
<property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="Module|chip74LS257_chip74LS257_sch_tb" xil_pn:valueState="non-default"/>
<property xil_pn:name="PROP_DesignName" xil_pn:value="AppleIIGateSch" xil_pn:valueState="non-default"/>
<property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="spartan3e" xil_pn:valueState="default"/>
<property xil_pn:name="PROP_FPGAConfiguration" xil_pn:value="FPGAConfiguration" xil_pn:valueState="default"/>
<property xil_pn:name="PROP_PostMapSimTop" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="PROP_PostParSimTop" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="PROP_PostSynthSimTop" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="PROP_PostXlateSimTop" xil_pn:value="" xil_pn:valueState="default"/>
<property xil_pn:name="PROP_PreSynthesis" xil_pn:value="PreSynthesis" xil_pn:valueState="default"/>
<property xil_pn:name="PROP_intProjectCreationTimestamp" xil_pn:value="2018-05-21T16:09:30" xil_pn:valueState="non-default"/>
<property xil_pn:name="PROP_intWbtProjectID" xil_pn:value="5D23A760673F46A08FD1BCCFE9330768" xil_pn:valueState="non-default"/>
<property xil_pn:name="PROP_intWorkingDirLocWRTProjDir" xil_pn:value="Same" xil_pn:valueState="non-default"/>
<property xil_pn:name="PROP_intWorkingDirUsed" xil_pn:value="No" xil_pn:valueState="non-default"/>
</properties>
<bindings/>
<libraries/>
<autoManagedFiles>
<!-- The following files are identified by `include statements in verilog -->
<!-- source files and are automatically managed by Project Navigator. -->
<!-- -->
<!-- Do not hand-edit this section, as it will be overwritten when the -->
<!-- project is analyzed based on files automatically identified as -->
<!-- include files. -->
</autoManagedFiles>
</project>

View File

@ -0,0 +1,940 @@
<?xml version="1.0" encoding="UTF-8"?>
<drawing version="7">
<attr value="spartan3e" name="DeviceFamilyName">
<trait delete="all:0" />
<trait editname="all:0" />
<trait edittrait="all:0" />
</attr>
<netlist>
<signal name="XLXN_1" />
<signal name="XLXN_3" />
<signal name="XLXN_4" />
<signal name="XLXN_5" />
<signal name="XLXN_6" />
<signal name="SOFT5_A2_11" />
<signal name="XLXN_10" />
<signal name="XLXN_11" />
<signal name="XLXN_12" />
<signal name="XLXN_13" />
<signal name="XLXN_14" />
<signal name="VA" />
<signal name="XLXN_17" />
<signal name="V5" />
<signal name="V4" />
<signal name="V3" />
<signal name="V2" />
<signal name="V1" />
<signal name="V0" />
<signal name="VC" />
<signal name="VB" />
<signal name="H5" />
<signal name="H4" />
<signal name="H3" />
<signal name="H2" />
<signal name="H1" />
<signal name="H0" />
<signal name="SOFT5_A2_8" />
<signal name="XLXN_35" />
<signal name="XLXN_36" />
<signal name="RASn" />
<signal name="CASn" />
<signal name="AX" />
<signal name="XLXN_44" />
<signal name="Q3" />
<signal name="XLXN_46" />
<signal name="LDPSn" />
<signal name="LD194" />
<signal name="XLXN_52" />
<signal name="XLXN_54" />
<signal name="PHI0" />
<signal name="PHI1" />
<signal name="XLXN_62" />
<signal name="COLOR_REF" />
<signal name="XLXN_64" />
<signal name="c7M" />
<signal name="c7Mn" />
<signal name="XLXN_70" />
<signal name="XLXN_72" />
<signal name="XLXN_76" />
<signal name="CLK_14o3M" />
<signal name="XLXN_78" />
<signal name="XLXN_79" />
<signal name="XLXN_81" />
<signal name="XLXN_82" />
<signal name="XLXN_84" />
<signal name="XLXN_86" />
<signal name="XLXN_87" />
<port polarity="Input" name="SOFT5_A2_11" />
<port polarity="Output" name="VA" />
<port polarity="Output" name="V5" />
<port polarity="Output" name="V4" />
<port polarity="Output" name="V3" />
<port polarity="Output" name="V2" />
<port polarity="Output" name="V1" />
<port polarity="Output" name="V0" />
<port polarity="Output" name="VC" />
<port polarity="Output" name="VB" />
<port polarity="Output" name="H5" />
<port polarity="Output" name="H4" />
<port polarity="Output" name="H3" />
<port polarity="Output" name="H2" />
<port polarity="Output" name="H1" />
<port polarity="Output" name="H0" />
<port polarity="Input" name="SOFT5_A2_8" />
<port polarity="Output" name="RASn" />
<port polarity="Output" name="CASn" />
<port polarity="Output" name="AX" />
<port polarity="Output" name="Q3" />
<port polarity="Output" name="LDPSn" />
<port polarity="Output" name="LD194" />
<port polarity="Output" name="PHI0" />
<port polarity="Output" name="PHI1" />
<port polarity="Output" name="COLOR_REF" />
<port polarity="Output" name="c7M" />
<port polarity="Output" name="c7Mn" />
<port polarity="Input" name="CLK_14o3M" />
<blockdef name="chip74LS161">
<timestamp>2018-5-24T4:42:36</timestamp>
<rect width="256" x="64" y="-512" height="512" />
<line x2="384" y1="-32" y2="-32" x1="320" />
<line x2="0" y1="-32" y2="-32" x1="64" />
<line x2="384" y1="-96" y2="-96" x1="320" />
<line x2="0" y1="-96" y2="-96" x1="64" />
<line x2="384" y1="-224" y2="-224" x1="320" />
<line x2="384" y1="-288" y2="-288" x1="320" />
<line x2="384" y1="-352" y2="-352" x1="320" />
<line x2="384" y1="-416" y2="-416" x1="320" />
<line x2="384" y1="-160" y2="-160" x1="320" />
<line x2="0" y1="-224" y2="-224" x1="64" />
<line x2="0" y1="-288" y2="-288" x1="64" />
<line x2="0" y1="-352" y2="-352" x1="64" />
<line x2="0" y1="-416" y2="-416" x1="64" />
<line x2="0" y1="-480" y2="-480" x1="64" />
</blockdef>
<blockdef name="inv">
<timestamp>2000-1-1T10:10:10</timestamp>
<line x2="64" y1="-32" y2="-32" x1="0" />
<line x2="160" y1="-32" y2="-32" x1="224" />
<line x2="128" y1="-64" y2="-32" x1="64" />
<line x2="64" y1="-32" y2="0" x1="128" />
<line x2="64" y1="0" y2="-64" x1="64" />
<circle r="16" cx="144" cy="-32" />
</blockdef>
<blockdef name="gnd">
<timestamp>2000-1-1T10:10:10</timestamp>
<line x2="64" y1="-64" y2="-96" x1="64" />
<line x2="52" y1="-48" y2="-48" x1="76" />
<line x2="60" y1="-32" y2="-32" x1="68" />
<line x2="40" y1="-64" y2="-64" x1="88" />
<line x2="64" y1="-64" y2="-80" x1="64" />
<line x2="64" y1="-128" y2="-96" x1="64" />
</blockdef>
<blockdef name="vcc">
<timestamp>2000-1-1T10:10:10</timestamp>
<line x2="64" y1="-32" y2="-64" x1="64" />
<line x2="64" y1="0" y2="-32" x1="64" />
<line x2="32" y1="-64" y2="-64" x1="96" />
</blockdef>
<blockdef name="xor2">
<timestamp>2000-1-1T10:10:10</timestamp>
<line x2="64" y1="-64" y2="-64" x1="0" />
<line x2="60" y1="-128" y2="-128" x1="0" />
<line x2="208" y1="-96" y2="-96" x1="256" />
<arc ex="44" ey="-144" sx="48" sy="-48" r="56" cx="16" cy="-96" />
<arc ex="64" ey="-144" sx="64" sy="-48" r="56" cx="32" cy="-96" />
<line x2="64" y1="-144" y2="-144" x1="128" />
<line x2="64" y1="-48" y2="-48" x1="128" />
<arc ex="128" ey="-144" sx="208" sy="-96" r="88" cx="132" cy="-56" />
<arc ex="208" ey="-96" sx="128" sy="-48" r="88" cx="132" cy="-136" />
</blockdef>
<blockdef name="nand4">
<timestamp>2000-1-1T10:10:10</timestamp>
<line x2="64" y1="-64" y2="-64" x1="0" />
<line x2="64" y1="-128" y2="-128" x1="0" />
<line x2="64" y1="-192" y2="-192" x1="0" />
<line x2="64" y1="-256" y2="-256" x1="0" />
<line x2="216" y1="-160" y2="-160" x1="256" />
<circle r="12" cx="204" cy="-160" />
<line x2="64" y1="-64" y2="-256" x1="64" />
<line x2="144" y1="-208" y2="-208" x1="64" />
<arc ex="144" ey="-208" sx="144" sy="-112" r="48" cx="144" cy="-160" />
<line x2="64" y1="-112" y2="-112" x1="144" />
</blockdef>
<blockdef name="chip74S195">
<timestamp>2018-6-3T18:32:16</timestamp>
<rect width="256" x="64" y="-512" height="512" />
<line x2="384" y1="-96" y2="-96" x1="320" />
<line x2="0" y1="-96" y2="-96" x1="64" />
<line x2="0" y1="-32" y2="-32" x1="64" />
<line x2="384" y1="-32" y2="-32" x1="320" />
<line x2="0" y1="-288" y2="-288" x1="64" />
<line x2="0" y1="-352" y2="-352" x1="64" />
<line x2="0" y1="-416" y2="-416" x1="64" />
<line x2="0" y1="-480" y2="-480" x1="64" />
<line x2="384" y1="-224" y2="-224" x1="320" />
<line x2="384" y1="-288" y2="-288" x1="320" />
<line x2="384" y1="-352" y2="-352" x1="320" />
<line x2="384" y1="-480" y2="-480" x1="320" />
<line x2="384" y1="-416" y2="-416" x1="320" />
<line x2="0" y1="-224" y2="-224" x1="64" />
<circle r="12" cx="56" cy="-224" />
<circle r="12" cx="332" cy="-98" />
<circle r="12" cx="332" cy="-34" />
<circle r="12" cx="332" cy="-482" />
</blockdef>
<blockdef name="nand2">
<timestamp>2000-1-1T10:10:10</timestamp>
<line x2="64" y1="-64" y2="-64" x1="0" />
<line x2="64" y1="-128" y2="-128" x1="0" />
<line x2="216" y1="-96" y2="-96" x1="256" />
<circle r="12" cx="204" cy="-96" />
<line x2="64" y1="-48" y2="-144" x1="64" />
<line x2="144" y1="-144" y2="-144" x1="64" />
<line x2="64" y1="-48" y2="-48" x1="144" />
<arc ex="144" ey="-144" sx="144" sy="-48" r="48" cx="144" cy="-96" />
</blockdef>
<blockdef name="and3">
<timestamp>2000-1-1T10:10:10</timestamp>
<line x2="64" y1="-64" y2="-64" x1="0" />
<line x2="64" y1="-128" y2="-128" x1="0" />
<line x2="64" y1="-192" y2="-192" x1="0" />
<line x2="192" y1="-128" y2="-128" x1="256" />
<line x2="144" y1="-176" y2="-176" x1="64" />
<line x2="64" y1="-80" y2="-80" x1="144" />
<arc ex="144" ey="-176" sx="144" sy="-80" r="48" cx="144" cy="-128" />
<line x2="64" y1="-64" y2="-192" x1="64" />
</blockdef>
<blockdef name="nor2">
<timestamp>2000-1-1T10:10:10</timestamp>
<line x2="64" y1="-64" y2="-64" x1="0" />
<line x2="64" y1="-128" y2="-128" x1="0" />
<line x2="216" y1="-96" y2="-96" x1="256" />
<circle r="12" cx="204" cy="-96" />
<arc ex="192" ey="-96" sx="112" sy="-48" r="88" cx="116" cy="-136" />
<arc ex="112" ey="-144" sx="192" sy="-96" r="88" cx="116" cy="-56" />
<arc ex="48" ey="-144" sx="48" sy="-48" r="56" cx="16" cy="-96" />
<line x2="48" y1="-48" y2="-48" x1="112" />
<line x2="48" y1="-144" y2="-144" x1="112" />
</blockdef>
<blockdef name="chipi74LS153">
<timestamp>2018-6-4T6:43:36</timestamp>
<rect width="256" x="64" y="-576" height="576" />
<line x2="384" y1="-224" y2="-224" x1="320" />
<line x2="384" y1="-160" y2="-160" x1="320" />
<line x2="384" y1="-96" y2="-96" x1="320" />
<line x2="384" y1="-32" y2="-32" x1="320" />
<line x2="384" y1="-544" y2="-544" x1="320" />
<line x2="384" y1="-480" y2="-480" x1="320" />
<line x2="384" y1="-416" y2="-416" x1="320" />
<line x2="384" y1="-352" y2="-352" x1="320" />
<line x2="0" y1="-288" y2="-288" x1="64" />
<line x2="0" y1="-352" y2="-352" x1="64" />
<line x2="0" y1="-544" y2="-544" x1="64" />
<line x2="0" y1="-32" y2="-32" x1="64" />
<line x2="0" y1="-224" y2="-224" x1="64" />
<line x2="0" y1="-480" y2="-480" x1="64" />
<circle r="12" cx="56" cy="-352" />
<circle r="12" cx="56" cy="-288" />
</blockdef>
<blockdef name="chip74LS175">
<timestamp>2018-5-27T1:40:50</timestamp>
<rect width="256" x="64" y="-512" height="512" />
<line x2="0" y1="-416" y2="-416" x1="64" />
<line x2="0" y1="-480" y2="-480" x1="64" />
<line x2="0" y1="-160" y2="-160" x1="64" />
<line x2="0" y1="-224" y2="-224" x1="64" />
<line x2="0" y1="-288" y2="-288" x1="64" />
<line x2="0" y1="-352" y2="-352" x1="64" />
<line x2="384" y1="-32" y2="-32" x1="320" />
<line x2="384" y1="-96" y2="-96" x1="320" />
<line x2="384" y1="-160" y2="-160" x1="320" />
<line x2="384" y1="-224" y2="-224" x1="320" />
<line x2="384" y1="-288" y2="-288" x1="320" />
<line x2="384" y1="-352" y2="-352" x1="320" />
<line x2="384" y1="-416" y2="-416" x1="320" />
<line x2="384" y1="-480" y2="-480" x1="320" />
<circle r="10" cx="54" cy="-418" />
<circle r="8" cx="332" cy="-480" />
<circle r="10" cx="330" cy="-352" />
<circle r="8" cx="332" cy="-224" />
<circle r="8" cx="332" cy="-100" />
</blockdef>
<block symbolname="chip74LS161" name="D14_74LS161">
<blockpin signalname="SOFT5_A2_11" name="CEP" />
<blockpin signalname="SOFT5_A2_11" name="CET" />
<blockpin signalname="LDPSn" name="CLK" />
<blockpin signalname="SOFT5_A2_11" name="CLRn" />
<blockpin signalname="XLXN_11" name="P0" />
<blockpin signalname="XLXN_11" name="P1" />
<blockpin signalname="XLXN_11" name="P2" />
<blockpin signalname="XLXN_11" name="P3" />
<blockpin signalname="XLXN_10" name="PEn" />
<blockpin signalname="H0" name="Q0" />
<blockpin signalname="H1" name="Q1" />
<blockpin signalname="H2" name="Q2" />
<blockpin signalname="H3" name="Q3" />
<blockpin signalname="XLXN_1" name="TC" />
</block>
<block symbolname="chip74LS161" name="D13_74LS161">
<blockpin signalname="XLXN_1" name="CEP" />
<blockpin signalname="XLXN_1" name="CET" />
<blockpin signalname="LDPSn" name="CLK" />
<blockpin signalname="SOFT5_A2_11" name="CLRn" />
<blockpin signalname="XLXN_12" name="P0" />
<blockpin signalname="XLXN_12" name="P1" />
<blockpin signalname="SOFT5_A2_11" name="P2" />
<blockpin signalname="VA" name="P3" />
<blockpin signalname="XLXN_10" name="PEn" />
<blockpin signalname="H4" name="Q0" />
<blockpin signalname="H5" name="Q1" />
<blockpin signalname="XLXN_10" name="Q2" />
<blockpin signalname="VA" name="Q3" />
<blockpin signalname="XLXN_3" name="TC" />
</block>
<block symbolname="chip74LS161" name="D12_74LS161">
<blockpin signalname="XLXN_3" name="CEP" />
<blockpin signalname="XLXN_3" name="CET" />
<blockpin signalname="LDPSn" name="CLK" />
<blockpin signalname="SOFT5_A2_11" name="CLRn" />
<blockpin signalname="XLXN_17" name="P0" />
<blockpin signalname="XLXN_13" name="P1" />
<blockpin signalname="XLXN_3" name="P2" />
<blockpin signalname="XLXN_17" name="P3" />
<blockpin signalname="XLXN_6" name="PEn" />
<blockpin signalname="VB" name="Q0" />
<blockpin signalname="VC" name="Q1" />
<blockpin signalname="V0" name="Q2" />
<blockpin signalname="V1" name="Q3" />
<blockpin signalname="XLXN_4" name="TC" />
</block>
<block symbolname="chip74LS161" name="D11_74LS161">
<blockpin signalname="XLXN_4" name="CEP" />
<blockpin signalname="XLXN_4" name="CET" />
<blockpin signalname="LDPSn" name="CLK" />
<blockpin signalname="SOFT5_A2_11" name="CLRn" />
<blockpin signalname="XLXN_17" name="P0" />
<blockpin signalname="XLXN_4" name="P1" />
<blockpin signalname="XLXN_4" name="P2" />
<blockpin signalname="XLXN_14" name="P3" />
<blockpin signalname="XLXN_6" name="PEn" />
<blockpin signalname="V2" name="Q0" />
<blockpin signalname="V3" name="Q1" />
<blockpin signalname="V4" name="Q2" />
<blockpin signalname="V5" name="Q3" />
<blockpin signalname="XLXN_5" name="TC" />
</block>
<block symbolname="inv" name="C11_4of6_74LS04">
<blockpin signalname="XLXN_5" name="I" />
<blockpin signalname="XLXN_6" name="O" />
</block>
<block symbolname="gnd" name="XLXI_6">
<blockpin signalname="XLXN_11" name="G" />
</block>
<block symbolname="gnd" name="XLXI_7">
<blockpin signalname="XLXN_12" name="G" />
</block>
<block symbolname="gnd" name="XLXI_8">
<blockpin signalname="XLXN_13" name="G" />
</block>
<block symbolname="gnd" name="XLXI_10">
<blockpin signalname="XLXN_14" name="G" />
</block>
<block symbolname="vcc" name="XLXI_12">
<blockpin signalname="XLXN_17" name="P" />
</block>
<block symbolname="xor2" name="B2_2of4_74S86">
<blockpin signalname="SOFT5_A2_8" name="I0" />
<blockpin signalname="XLXN_10" name="I1" />
<blockpin signalname="XLXN_35" name="O" />
</block>
<block symbolname="nand4" name="D2_1of4_74LS20">
<blockpin signalname="XLXN_87" name="I0" />
<blockpin signalname="PHI0" name="I1" />
<blockpin signalname="XLXN_35" name="I2" />
<blockpin signalname="XLXN_46" name="I3" />
<blockpin signalname="XLXN_36" name="O" />
</block>
<block symbolname="chip74S195" name="XLXI_15">
<blockpin signalname="SOFT5_A2_8" name="CLRn_1" />
<blockpin signalname="XLXN_76" name="CP_10" />
<blockpin signalname="XLXN_44" name="J_2" />
<blockpin signalname="XLXN_44" name="K_3" />
<blockpin signalname="AX" name="P0_4" />
<blockpin signalname="XLXN_36" name="P1_5" />
<blockpin signalname="AX" name="P2_6" />
<blockpin signalname="RASn" name="P3_7" />
<blockpin signalname="RASn" name="Q0_15" />
<blockpin signalname="AX" name="Q1_14" />
<blockpin signalname="CASn" name="Q2_13" />
<blockpin signalname="XLXN_54" name="Q3n_11" />
<blockpin signalname="Q3" name="Q3_12" />
<blockpin signalname="Q3" name="SH_LDn" />
</block>
<block symbolname="nand2" name="A2_1of4_74LS08">
<blockpin signalname="XLXN_46" name="I0" />
<blockpin signalname="PHI0" name="I1" />
<blockpin signalname="LDPSn" name="O" />
</block>
<block symbolname="and3" name="B12_2of4_74LS11">
<blockpin signalname="c7Mn" name="I0" />
<blockpin signalname="XLXN_46" name="I1" />
<blockpin signalname="PHI0" name="I2" />
<blockpin signalname="LD194" name="O" />
</block>
<block symbolname="nor2" name="B13_3of4_74LS02">
<blockpin signalname="CASn" name="I0" />
<blockpin signalname="AX" name="I1" />
<blockpin signalname="XLXN_46" name="O" />
</block>
<block symbolname="gnd" name="XLXI_19">
<blockpin signalname="XLXN_44" name="G" />
</block>
<block symbolname="chipi74LS153" name="C1_74LS153">
<blockpin signalname="XLXN_82" name="a0_6" />
<blockpin signalname="XLXN_82" name="a1_5" />
<blockpin signalname="XLXN_82" name="a2_4" />
<blockpin signalname="XLXN_82" name="a3_3" />
<blockpin signalname="XLXN_62" name="b0_10" />
<blockpin signalname="XLXN_54" name="b1_11" />
<blockpin signalname="XLXN_62" name="b2_12" />
<blockpin signalname="Q3" name="b3_13" />
<blockpin signalname="XLXN_79" name="Ean_11" />
<blockpin signalname="XLXN_52" name="Ebn_15" />
<blockpin signalname="AX" name="S0_14" />
<blockpin signalname="PHI0" name="S1_2" />
<blockpin name="Za_7" />
<blockpin signalname="XLXN_72" name="Zb_9" />
</block>
<block symbolname="gnd" name="XLXI_21">
<blockpin signalname="XLXN_52" name="G" />
</block>
<block symbolname="chip74LS175" name="XLXI_22">
<blockpin signalname="SOFT5_A2_8" name="CLRn" />
<blockpin signalname="XLXN_76" name="CP" />
<blockpin signalname="c7Mn" name="D0" />
<blockpin signalname="XLXN_64" name="D1" />
<blockpin signalname="XLXN_72" name="D2" />
<blockpin signalname="XLXN_62" name="D3" />
<blockpin signalname="c7M" name="Q0" />
<blockpin signalname="c7Mn" name="Q0n" />
<blockpin signalname="XLXN_87" name="Q1" />
<blockpin signalname="COLOR_REF" name="Q1n" />
<blockpin signalname="XLXN_62" name="Q2" />
<blockpin name="Q2n" />
<blockpin signalname="PHI0" name="Q3" />
<blockpin signalname="PHI1" name="Q3n" />
</block>
<block symbolname="xor2" name="B2_1of4_74S86">
<blockpin signalname="c7M" name="I0" />
<blockpin signalname="XLXN_87" name="I1" />
<blockpin signalname="XLXN_64" name="O" />
</block>
<block symbolname="xor2" name="B2_3of4_74S86">
<blockpin signalname="XLXN_78" name="I0" />
<blockpin signalname="CLK_14o3M" name="I1" />
<blockpin signalname="XLXN_76" name="O" />
</block>
<block symbolname="gnd" name="XLXI_25">
<blockpin signalname="XLXN_78" name="G" />
</block>
<block symbolname="vcc" name="XLXI_26">
<blockpin signalname="XLXN_79" name="P" />
</block>
<block symbolname="vcc" name="XLXI_27">
<blockpin signalname="XLXN_82" name="P" />
</block>
</netlist>
<sheet sheetnum="1" width="3520" height="2720">
<instance x="656" y="656" name="D11_74LS161" orien="R0">
<attrtext style="fontsize:28;fontname:Arial" attrname="InstName" x="176" y="-528" type="instance" />
</instance>
<instance x="656" y="1280" name="D12_74LS161" orien="R0">
<attrtext style="fontsize:28;fontname:Arial" attrname="InstName" x="144" y="-528" type="instance" />
</instance>
<instance x="656" y="1920" name="D13_74LS161" orien="R0">
<attrtext style="fontsize:28;fontname:Arial" attrname="InstName" x="144" y="-528" type="instance" />
</instance>
<instance x="656" y="2560" name="D14_74LS161" orien="R0">
<attrtext style="fontsize:28;fontname:Arial" attrname="InstName" x="128" y="-528" type="instance" />
</instance>
<branch name="XLXN_1">
<wire x2="656" y1="1888" y2="1888" x1="640" />
<wire x2="640" y1="1888" y2="1984" x1="640" />
<wire x2="640" y1="1984" y2="2080" x1="640" />
<wire x2="656" y1="2080" y2="2080" x1="640" />
<wire x2="1072" y1="1984" y2="1984" x1="640" />
<wire x2="1072" y1="1888" y2="1888" x1="1040" />
<wire x2="1072" y1="1888" y2="1984" x1="1072" />
</branch>
<branch name="XLXN_3">
<wire x2="656" y1="1248" y2="1248" x1="640" />
<wire x2="640" y1="1248" y2="1312" x1="640" />
<wire x2="640" y1="1312" y2="1440" x1="640" />
<wire x2="656" y1="1440" y2="1440" x1="640" />
<wire x2="1216" y1="1312" y2="1312" x1="640" />
<wire x2="1216" y1="928" y2="928" x1="1040" />
<wire x2="1216" y1="928" y2="1248" x1="1216" />
<wire x2="1216" y1="1248" y2="1312" x1="1216" />
<wire x2="1216" y1="1248" y2="1248" x1="1040" />
</branch>
<branch name="XLXN_4">
<wire x2="656" y1="624" y2="624" x1="640" />
<wire x2="640" y1="624" y2="688" x1="640" />
<wire x2="640" y1="688" y2="800" x1="640" />
<wire x2="656" y1="800" y2="800" x1="640" />
<wire x2="1120" y1="688" y2="688" x1="640" />
<wire x2="1120" y1="304" y2="304" x1="1040" />
<wire x2="1120" y1="304" y2="368" x1="1120" />
<wire x2="1120" y1="368" y2="624" x1="1120" />
<wire x2="1120" y1="624" y2="688" x1="1120" />
<wire x2="1120" y1="368" y2="368" x1="1040" />
<wire x2="1120" y1="624" y2="624" x1="1040" />
</branch>
<instance x="656" y="128" name="C11_4of6_74LS04" orien="R0">
<attrtext style="fontsize:28;fontname:Arial" attrname="InstName" x="-192" y="-48" type="instance" />
</instance>
<branch name="XLXN_5">
<wire x2="656" y1="96" y2="96" x1="640" />
<wire x2="640" y1="96" y2="176" x1="640" />
<wire x2="656" y1="176" y2="176" x1="640" />
</branch>
<branch name="XLXN_6">
<wire x2="1248" y1="96" y2="96" x1="880" />
<wire x2="1248" y1="96" y2="496" x1="1248" />
<wire x2="1248" y1="496" y2="1120" x1="1248" />
<wire x2="1248" y1="496" y2="496" x1="1040" />
<wire x2="1248" y1="1120" y2="1120" x1="1040" />
</branch>
<iomarker fontsize="28" x="384" y="2464" name="SOFT5_A2_11" orien="R180" />
<branch name="XLXN_10">
<wire x2="1216" y1="1344" y2="1344" x1="560" />
<wire x2="1216" y1="1344" y2="1760" x1="1216" />
<wire x2="1216" y1="1760" y2="2400" x1="1216" />
<wire x2="560" y1="1344" y2="1360" x1="560" />
<wire x2="560" y1="1360" y2="1568" x1="560" />
<wire x2="656" y1="1568" y2="1568" x1="560" />
<wire x2="1072" y1="1360" y2="1360" x1="560" />
<wire x2="1216" y1="1760" y2="1760" x1="1040" />
<wire x2="1216" y1="2400" y2="2400" x1="1040" />
<wire x2="1376" y1="640" y2="640" x1="1072" />
<wire x2="1072" y1="640" y2="992" x1="1072" />
<wire x2="1072" y1="992" y2="1360" x1="1072" />
</branch>
<branch name="XLXN_11">
<wire x2="1056" y1="2144" y2="2144" x1="1040" />
<wire x2="1056" y1="2144" y2="2208" x1="1056" />
<wire x2="1056" y1="2208" y2="2272" x1="1056" />
<wire x2="1056" y1="2272" y2="2336" x1="1056" />
<wire x2="1056" y1="2208" y2="2208" x1="1040" />
<wire x2="1056" y1="2272" y2="2272" x1="1040" />
<wire x2="1056" y1="2336" y2="2336" x1="1040" />
</branch>
<instance x="1184" y="2208" name="XLXI_6" orien="R270" />
<branch name="XLXN_12">
<wire x2="1056" y1="1632" y2="1632" x1="1040" />
<wire x2="1056" y1="1632" y2="1696" x1="1056" />
<wire x2="1056" y1="1696" y2="1696" x1="1040" />
</branch>
<instance x="1184" y="1696" name="XLXI_7" orien="R270" />
<branch name="XLXN_13">
<wire x2="1072" y1="992" y2="992" x1="1040" />
</branch>
<instance x="1200" y="1056" name="XLXI_8" orien="R270" />
<branch name="XLXN_14">
<wire x2="1072" y1="240" y2="240" x1="1040" />
</branch>
<instance x="1200" y="304" name="XLXI_10" orien="R270" />
<branch name="VA">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="1504" type="branch" />
<wire x2="448" y1="1504" y2="1504" x1="400" />
<wire x2="480" y1="1504" y2="1504" x1="448" />
<wire x2="656" y1="1504" y2="1504" x1="480" />
<wire x2="1168" y1="1376" y2="1376" x1="480" />
<wire x2="1168" y1="1376" y2="1504" x1="1168" />
<wire x2="480" y1="1376" y2="1504" x1="480" />
<wire x2="1168" y1="1504" y2="1504" x1="1040" />
</branch>
<branch name="XLXN_17">
<wire x2="1312" y1="432" y2="432" x1="1040" />
<wire x2="1312" y1="432" y2="864" x1="1312" />
<wire x2="1312" y1="864" y2="1056" x1="1312" />
<wire x2="1312" y1="864" y2="864" x1="1040" />
<wire x2="1312" y1="1056" y2="1056" x1="1040" />
</branch>
<branch name="V5">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="240" type="branch" />
<wire x2="448" y1="240" y2="240" x1="368" />
<wire x2="656" y1="240" y2="240" x1="448" />
</branch>
<branch name="V4">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="304" type="branch" />
<wire x2="448" y1="304" y2="304" x1="368" />
<wire x2="656" y1="304" y2="304" x1="448" />
</branch>
<branch name="V3">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="368" type="branch" />
<wire x2="448" y1="368" y2="368" x1="368" />
<wire x2="656" y1="368" y2="368" x1="448" />
</branch>
<branch name="V2">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="432" type="branch" />
<wire x2="448" y1="432" y2="432" x1="368" />
<wire x2="656" y1="432" y2="432" x1="448" />
</branch>
<branch name="V1">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="864" type="branch" />
<wire x2="448" y1="864" y2="864" x1="400" />
<wire x2="656" y1="864" y2="864" x1="448" />
</branch>
<branch name="V0">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="928" type="branch" />
<wire x2="448" y1="928" y2="928" x1="400" />
<wire x2="656" y1="928" y2="928" x1="448" />
</branch>
<branch name="VC">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="992" type="branch" />
<wire x2="448" y1="992" y2="992" x1="400" />
<wire x2="656" y1="992" y2="992" x1="448" />
</branch>
<branch name="VB">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="1056" type="branch" />
<wire x2="448" y1="1056" y2="1056" x1="400" />
<wire x2="656" y1="1056" y2="1056" x1="448" />
</branch>
<branch name="H5">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="1632" type="branch" />
<wire x2="448" y1="1632" y2="1632" x1="400" />
<wire x2="656" y1="1632" y2="1632" x1="448" />
</branch>
<branch name="H4">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="1696" type="branch" />
<wire x2="448" y1="1696" y2="1696" x1="400" />
<wire x2="656" y1="1696" y2="1696" x1="448" />
</branch>
<branch name="H3">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="2144" type="branch" />
<wire x2="448" y1="2144" y2="2144" x1="400" />
<wire x2="656" y1="2144" y2="2144" x1="448" />
</branch>
<branch name="H2">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="2208" type="branch" />
<wire x2="448" y1="2208" y2="2208" x1="400" />
<wire x2="656" y1="2208" y2="2208" x1="448" />
</branch>
<branch name="H1">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="2272" type="branch" />
<wire x2="448" y1="2272" y2="2272" x1="400" />
<wire x2="656" y1="2272" y2="2272" x1="448" />
</branch>
<branch name="H0">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="2336" type="branch" />
<wire x2="448" y1="2336" y2="2336" x1="400" />
<wire x2="656" y1="2336" y2="2336" x1="448" />
</branch>
<iomarker fontsize="28" x="368" y="240" name="V5" orien="R180" />
<iomarker fontsize="28" x="368" y="304" name="V4" orien="R180" />
<iomarker fontsize="28" x="368" y="368" name="V3" orien="R180" />
<iomarker fontsize="28" x="368" y="432" name="V2" orien="R180" />
<iomarker fontsize="28" x="400" y="864" name="V1" orien="R180" />
<iomarker fontsize="28" x="400" y="928" name="V0" orien="R180" />
<iomarker fontsize="28" x="400" y="992" name="VC" orien="R180" />
<iomarker fontsize="28" x="400" y="1056" name="VB" orien="R180" />
<iomarker fontsize="28" x="400" y="1504" name="VA" orien="R180" />
<iomarker fontsize="28" x="400" y="1632" name="H5" orien="R180" />
<iomarker fontsize="28" x="400" y="1696" name="H4" orien="R180" />
<iomarker fontsize="28" x="400" y="2144" name="H3" orien="R180" />
<iomarker fontsize="28" x="400" y="2208" name="H2" orien="R180" />
<iomarker fontsize="28" x="400" y="2272" name="H1" orien="R180" />
<iomarker fontsize="28" x="400" y="2336" name="H0" orien="R180" />
<branch name="SOFT5_A2_11">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="2464" type="branch" />
<wire x2="448" y1="2464" y2="2464" x1="384" />
<wire x2="512" y1="2464" y2="2464" x1="448" />
<wire x2="656" y1="2464" y2="2464" x1="512" />
<wire x2="512" y1="2464" y2="2592" x1="512" />
<wire x2="624" y1="2592" y2="2592" x1="512" />
<wire x2="1072" y1="2592" y2="2592" x1="624" />
<wire x2="1072" y1="2592" y2="2608" x1="1072" />
<wire x2="1312" y1="2608" y2="2608" x1="1072" />
<wire x2="656" y1="560" y2="560" x1="512" />
<wire x2="512" y1="560" y2="1184" x1="512" />
<wire x2="512" y1="1184" y2="1824" x1="512" />
<wire x2="512" y1="1824" y2="2464" x1="512" />
<wire x2="656" y1="1824" y2="1824" x1="512" />
<wire x2="656" y1="1184" y2="1184" x1="512" />
<wire x2="656" y1="2528" y2="2528" x1="624" />
<wire x2="624" y1="2528" y2="2592" x1="624" />
<wire x2="1312" y1="1568" y2="1568" x1="1040" />
<wire x2="1312" y1="1568" y2="2608" x1="1312" />
<wire x2="1072" y1="2528" y2="2528" x1="1040" />
<wire x2="1072" y1="2528" y2="2592" x1="1072" />
</branch>
<instance x="1248" y="432" name="XLXI_12" orien="R0" />
<text style="fontsize:28;fontname:Arial" x="1196" y="396">NTSC=1 PAL=0</text>
<branch name="SOFT5_A2_8">
<attrtext style="alignment:SOFT-TVCENTER;fontsize:28;fontname:Arial" attrname="Name" x="1376" y="2192" type="branch" />
<wire x2="1376" y1="704" y2="1248" x1="1376" />
<wire x2="1376" y1="1248" y2="2080" x1="1376" />
<wire x2="1376" y1="2080" y2="2192" x1="1376" />
<wire x2="1376" y1="2192" y2="2288" x1="1376" />
<wire x2="2304" y1="2080" y2="2080" x1="1376" />
<wire x2="2736" y1="1248" y2="1248" x1="1376" />
<wire x2="2736" y1="960" y2="960" x1="2688" />
<wire x2="2736" y1="960" y2="1248" x1="2736" />
</branch>
<instance x="1856" y="864" name="D2_1of4_74LS20" orien="R0">
<attrtext style="fontsize:28;fontname:Arial" attrname="InstName" x="16" y="-80" type="instance" />
</instance>
<branch name="XLXN_35">
<wire x2="1856" y1="672" y2="672" x1="1632" />
</branch>
<instance x="2304" y="1056" name="XLXI_15" orien="R0">
</instance>
<branch name="XLXN_36">
<wire x2="2304" y1="704" y2="704" x1="2112" />
</branch>
<instance x="1792" y="544" name="B12_2of4_74LS11" orien="R270">
<attrtext style="alignment:VRIGHT;fontsize:28;fontname:Arial" attrname="InstName" x="224" y="-368" type="instance" />
</instance>
<instance x="1904" y="400" name="A2_1of4_74LS08" orien="R270">
<attrtext style="alignment:VRIGHT;fontsize:28;fontname:Arial" attrname="InstName" x="144" y="-32" type="instance" />
</instance>
<branch name="RASn">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="3056" y="832" type="branch" />
<wire x2="2240" y1="496" y2="576" x1="2240" />
<wire x2="2304" y1="576" y2="576" x1="2240" />
<wire x2="2736" y1="496" y2="496" x1="2240" />
<wire x2="2736" y1="496" y2="832" x1="2736" />
<wire x2="3056" y1="832" y2="832" x1="2736" />
<wire x2="3120" y1="832" y2="832" x1="3056" />
<wire x2="2736" y1="832" y2="832" x1="2688" />
</branch>
<branch name="CASn">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="3056" y="704" type="branch" />
<wire x2="2832" y1="704" y2="704" x1="2688" />
<wire x2="3056" y1="704" y2="704" x1="2832" />
<wire x2="3120" y1="704" y2="704" x1="3056" />
<wire x2="2832" y1="448" y2="704" x1="2832" />
</branch>
<branch name="AX">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="3056" y="768" type="branch" />
<wire x2="2768" y1="464" y2="464" x1="2192" />
<wire x2="2768" y1="464" y2="768" x1="2768" />
<wire x2="3056" y1="768" y2="768" x1="2768" />
<wire x2="3120" y1="768" y2="768" x1="3056" />
<wire x2="2192" y1="464" y2="640" x1="2192" />
<wire x2="2304" y1="640" y2="640" x1="2192" />
<wire x2="2192" y1="640" y2="768" x1="2192" />
<wire x2="2304" y1="768" y2="768" x1="2192" />
<wire x2="2192" y1="768" y2="1296" x1="2192" />
<wire x2="2304" y1="1296" y2="1296" x1="2192" />
<wire x2="2768" y1="768" y2="768" x1="2688" />
<wire x2="2768" y1="448" y2="464" x1="2768" />
</branch>
<instance x="2896" y="448" name="B13_3of4_74LS02" orien="R270">
<attrtext style="alignment:VRIGHT;fontsize:28;fontname:Arial" attrname="InstName" x="192" y="-368" type="instance" />
</instance>
<branch name="XLXN_44">
<wire x2="2304" y1="1024" y2="1072" x1="2304" />
<wire x2="2688" y1="1072" y2="1072" x1="2304" />
<wire x2="2688" y1="1072" y2="1104" x1="2688" />
<wire x2="2688" y1="1024" y2="1072" x1="2688" />
</branch>
<branch name="Q3">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="3056" y="640" type="branch" />
<wire x2="2304" y1="832" y2="832" x1="2256" />
<wire x2="2256" y1="832" y2="1104" x1="2256" />
<wire x2="2864" y1="1104" y2="1104" x1="2256" />
<wire x2="2864" y1="1104" y2="1488" x1="2864" />
<wire x2="2864" y1="640" y2="640" x1="2688" />
<wire x2="2864" y1="640" y2="1104" x1="2864" />
<wire x2="3056" y1="640" y2="640" x1="2864" />
<wire x2="3120" y1="640" y2="640" x1="3056" />
<wire x2="2864" y1="1488" y2="1488" x1="2688" />
</branch>
<instance x="2624" y="1232" name="XLXI_19" orien="R0" />
<branch name="XLXN_46">
<wire x2="1664" y1="544" y2="576" x1="1664" />
<wire x2="1840" y1="576" y2="576" x1="1664" />
<wire x2="1840" y1="576" y2="608" x1="1840" />
<wire x2="1856" y1="608" y2="608" x1="1840" />
<wire x2="1840" y1="400" y2="416" x1="1840" />
<wire x2="2368" y1="416" y2="416" x1="1840" />
<wire x2="1840" y1="416" y2="576" x1="1840" />
<wire x2="2368" y1="176" y2="416" x1="2368" />
<wire x2="2800" y1="176" y2="176" x1="2368" />
<wire x2="2800" y1="176" y2="192" x1="2800" />
</branch>
<iomarker fontsize="28" x="3120" y="640" name="Q3" orien="R0" />
<iomarker fontsize="28" x="3120" y="704" name="CASn" orien="R0" />
<iomarker fontsize="28" x="3120" y="768" name="AX" orien="R0" />
<iomarker fontsize="28" x="3120" y="832" name="RASn" orien="R0" />
<branch name="LDPSn">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="448" y="48" type="branch" />
<wire x2="448" y1="48" y2="48" x1="368" />
<wire x2="1424" y1="48" y2="48" x1="448" />
<wire x2="1424" y1="48" y2="480" x1="1424" />
<wire x2="1808" y1="48" y2="48" x1="1424" />
<wire x2="1808" y1="48" y2="144" x1="1808" />
<wire x2="1344" y1="560" y2="560" x1="1040" />
<wire x2="1344" y1="560" y2="1184" x1="1344" />
<wire x2="1344" y1="1184" y2="1824" x1="1344" />
<wire x2="1344" y1="1824" y2="2464" x1="1344" />
<wire x2="1344" y1="1184" y2="1184" x1="1040" />
<wire x2="1344" y1="1824" y2="1824" x1="1040" />
<wire x2="1344" y1="2464" y2="2464" x1="1040" />
<wire x2="1344" y1="480" y2="560" x1="1344" />
<wire x2="1424" y1="480" y2="480" x1="1344" />
</branch>
<iomarker fontsize="28" x="368" y="48" name="LDPSn" orien="R180" />
<instance x="1376" y="768" name="B2_2of4_74S86" orien="R0">
<attrtext style="fontsize:28;fontname:Arial" attrname="InstName" x="32" y="0" type="instance" />
</instance>
<branch name="LD194">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="1632" y="128" type="branch" />
<wire x2="1632" y1="128" y2="128" x1="1600" />
<wire x2="1664" y1="128" y2="128" x1="1632" />
<wire x2="1664" y1="128" y2="288" x1="1664" />
</branch>
<iomarker fontsize="28" x="1600" y="128" name="LD194" orien="R180" />
<branch name="XLXN_54">
<wire x2="2720" y1="576" y2="576" x1="2688" />
<wire x2="2720" y1="576" y2="1360" x1="2720" />
<wire x2="2720" y1="1360" y2="1360" x1="2688" />
</branch>
<branch name="XLXN_52">
<wire x2="2304" y1="1488" y2="1488" x1="2272" />
</branch>
<iomarker fontsize="28" x="3136" y="2080" name="PHI0" orien="R0" />
<branch name="COLOR_REF">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="3040" y="2272" type="branch" />
<wire x2="3040" y1="2272" y2="2272" x1="2688" />
<wire x2="3136" y1="2272" y2="2272" x1="3040" />
</branch>
<iomarker fontsize="28" x="3136" y="2272" name="COLOR_REF" orien="R0" />
<instance x="2000" y="2368" name="B2_1of4_74S86" orien="R0">
<attrtext style="fontsize:28;fontname:Arial" attrname="InstName" x="-112" y="-160" type="instance" />
</instance>
<branch name="XLXN_64">
<wire x2="2304" y1="2272" y2="2272" x1="2256" />
</branch>
<branch name="c7M">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="3072" y="2464" type="branch" />
<wire x2="2000" y1="2304" y2="2304" x1="1968" />
<wire x2="1968" y1="2304" y2="2560" x1="1968" />
<wire x2="2736" y1="2560" y2="2560" x1="1968" />
<wire x2="2736" y1="2464" y2="2464" x1="2688" />
<wire x2="2736" y1="2464" y2="2560" x1="2736" />
<wire x2="3072" y1="2464" y2="2464" x1="2736" />
<wire x2="3136" y1="2464" y2="2464" x1="3072" />
</branch>
<branch name="c7Mn">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="3072" y="2400" type="branch" />
<wire x2="1728" y1="544" y2="2528" x1="1728" />
<wire x2="2288" y1="2528" y2="2528" x1="1728" />
<wire x2="2704" y1="2528" y2="2528" x1="2288" />
<wire x2="2304" y1="2336" y2="2336" x1="2288" />
<wire x2="2288" y1="2336" y2="2528" x1="2288" />
<wire x2="2704" y1="2400" y2="2400" x1="2688" />
<wire x2="2704" y1="2400" y2="2528" x1="2704" />
<wire x2="3072" y1="2400" y2="2400" x1="2704" />
<wire x2="3136" y1="2400" y2="2400" x1="3072" />
</branch>
<instance x="2144" y="1424" name="XLXI_21" orien="R90" />
<branch name="XLXN_72">
<wire x2="2144" y1="1360" y2="2208" x1="2144" />
<wire x2="2304" y1="2208" y2="2208" x1="2144" />
<wire x2="2304" y1="1360" y2="1360" x1="2144" />
</branch>
<iomarker fontsize="28" x="3136" y="2400" name="c7Mn" orien="R0" />
<iomarker fontsize="28" x="3136" y="2464" name="c7M" orien="R0" />
<iomarker fontsize="28" x="1376" y="2288" name="SOFT5_A2_8" orien="R90" />
<instance x="272" y="2736" name="B2_3of4_74S86" orien="R0">
<attrtext style="fontsize:28;fontname:Arial" attrname="InstName" x="208" y="-64" type="instance" />
</instance>
<branch name="XLXN_76">
<wire x2="1936" y1="2640" y2="2640" x1="528" />
<wire x2="2304" y1="960" y2="960" x1="1936" />
<wire x2="1936" y1="960" y2="2016" x1="1936" />
<wire x2="1936" y1="2016" y2="2640" x1="1936" />
<wire x2="2304" y1="2016" y2="2016" x1="1936" />
</branch>
<branch name="CLK_14o3M">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="256" y="2608" type="branch" />
<wire x2="256" y1="2608" y2="2608" x1="192" />
<wire x2="272" y1="2608" y2="2608" x1="256" />
</branch>
<iomarker fontsize="28" x="192" y="2608" name="CLK_14o3M" orien="R180" />
<text style="fontsize:48;fontname:Arial" x="20" y="2524">14.31818 Mhz Clock</text>
<branch name="XLXN_78">
<wire x2="272" y1="2672" y2="2672" x1="240" />
</branch>
<instance x="112" y="2608" name="XLXI_25" orien="R90" />
<instance x="2304" y="1840" name="C1_74LS153" orien="R0">
<attrtext style="fontsize:28;fontname:Arial" attrname="InstName" x="-112" y="-512" type="instance" />
</instance>
<branch name="XLXN_79">
<wire x2="2304" y1="1552" y2="1552" x1="2272" />
</branch>
<instance x="2272" y="1616" name="XLXI_26" orien="R270" />
<branch name="XLXN_82">
<wire x2="2704" y1="1616" y2="1616" x1="2688" />
<wire x2="2704" y1="1616" y2="1680" x1="2704" />
<wire x2="2704" y1="1680" y2="1744" x1="2704" />
<wire x2="2704" y1="1744" y2="1808" x1="2704" />
<wire x2="2816" y1="1616" y2="1616" x1="2704" />
<wire x2="2704" y1="1680" y2="1680" x1="2688" />
<wire x2="2704" y1="1744" y2="1744" x1="2688" />
<wire x2="2704" y1="1808" y2="1808" x1="2688" />
</branch>
<instance x="2816" y="1552" name="XLXI_27" orien="R90" />
<text x="2776" y="1584">Temp.. NOT USED HERE. Don't want floating</text>
<branch name="PHI1">
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="3024" y="2016" type="branch" />
<wire x2="3024" y1="2016" y2="2016" x1="2688" />
<wire x2="3136" y1="2016" y2="2016" x1="3024" />
</branch>
<instance x="2304" y="2496" name="XLXI_22" orien="R0">
</instance>
<branch name="XLXN_62">
<wire x2="2224" y1="1920" y2="2144" x1="2224" />
<wire x2="2304" y1="2144" y2="2144" x1="2224" />
<wire x2="2784" y1="1920" y2="1920" x1="2224" />
<wire x2="2784" y1="1920" y2="2208" x1="2784" />
<wire x2="2784" y1="1296" y2="1296" x1="2688" />
<wire x2="2784" y1="1296" y2="1424" x1="2784" />
<wire x2="2784" y1="1424" y2="1920" x1="2784" />
<wire x2="2784" y1="1424" y2="1424" x1="2688" />
<wire x2="2784" y1="2208" y2="2208" x1="2688" />
</branch>
<iomarker fontsize="28" x="3136" y="2016" name="PHI1" orien="R0" />
<branch name="PHI0">
<attrtext style="alignment:SOFT-TVCENTER;fontsize:28;fontname:Arial" attrname="Name" x="1600" y="576" type="branch" />
<attrtext style="alignment:SOFT-BCENTER;fontsize:28;fontname:Arial" attrname="Name" x="3056" y="2080" type="branch" />
<wire x2="1600" y1="544" y2="576" x1="1600" />
<wire x2="1600" y1="576" y2="608" x1="1600" />
<wire x2="1776" y1="608" y2="608" x1="1600" />
<wire x2="1776" y1="608" y2="736" x1="1776" />
<wire x2="1856" y1="736" y2="736" x1="1776" />
<wire x2="1776" y1="736" y2="1808" x1="1776" />
<wire x2="2288" y1="1808" y2="1808" x1="1776" />
<wire x2="2304" y1="1808" y2="1808" x1="2288" />
<wire x2="2288" y1="1808" y2="1872" x1="2288" />
<wire x2="2752" y1="1872" y2="1872" x1="2288" />
<wire x2="2752" y1="1872" y2="2080" x1="2752" />
<wire x2="3056" y1="2080" y2="2080" x1="2752" />
<wire x2="3136" y1="2080" y2="2080" x1="3056" />
<wire x2="1776" y1="400" y2="608" x1="1776" />
<wire x2="2752" y1="2080" y2="2080" x1="2688" />
</branch>
<branch name="XLXN_87">
<wire x2="1856" y1="800" y2="800" x1="1824" />
<wire x2="1824" y1="800" y2="2240" x1="1824" />
<wire x2="1824" y1="2240" y2="2544" x1="1824" />
<wire x2="2768" y1="2544" y2="2544" x1="1824" />
<wire x2="2000" y1="2240" y2="2240" x1="1824" />
<wire x2="2768" y1="2336" y2="2336" x1="2688" />
<wire x2="2768" y1="2336" y2="2544" x1="2768" />
</branch>
</sheet>
</drawing>

View File

@ -0,0 +1,107 @@
<?xml version="1.0" encoding="UTF-8"?>
<symbol version="7" name="ClockVideoGenerator">
<symboltype>BLOCK</symboltype>
<timestamp>2018-6-5T4:4:38</timestamp>
<pin polarity="Output" x="1120" y="-1472" name="AX" />
<pin polarity="Output" x="1184" y="-1472" name="CASn" />
<pin polarity="Output" x="1312" y="-1472" name="COLOR_REF" />
<pin polarity="Output" x="992" y="-1472" name="H0" />
<pin polarity="Output" x="928" y="-1472" name="H1" />
<pin polarity="Output" x="864" y="-1472" name="H2" />
<pin polarity="Output" x="800" y="-1472" name="H3" />
<pin polarity="Output" x="736" y="-1472" name="H4" />
<pin polarity="Output" x="672" y="-1472" name="H5" />
<pin polarity="Output" x="1376" y="-1472" name="LD194" />
<pin polarity="Output" x="1056" y="-1472" name="LDPSn" />
<pin polarity="Output" x="1248" y="-1472" name="RASn" />
<pin polarity="Input" x="96" y="0" name="SOFT5_A2_11" />
<pin polarity="Input" x="160" y="0" name="SOFT5_A2_8" />
<pin polarity="Output" x="416" y="-1472" name="V0" />
<pin polarity="Output" x="352" y="-1472" name="V1" />
<pin polarity="Output" x="288" y="-1472" name="V2" />
<pin polarity="Output" x="224" y="-1472" name="V3" />
<pin polarity="Output" x="160" y="-1472" name="V4" />
<pin polarity="Output" x="96" y="-1472" name="V5" />
<pin polarity="Output" x="608" y="-1472" name="VA" />
<pin polarity="Output" x="544" y="-1472" name="VB" />
<pin polarity="Output" x="480" y="-1472" name="VC" />
<pin polarity="Input" x="0" y="-592" name="CLK_14o3M" />
<pin polarity="Output" x="1472" y="-912" name="c7M" />
<pin polarity="Output" x="1472" y="-848" name="c7Mn" />
<pin polarity="Output" x="1472" y="-784" name="PHI0" />
<pin polarity="Output" x="1472" y="-720" name="PHI1" />
<pin polarity="Output" x="1472" y="-656" name="Q3" />
<graph>
<rect width="1344" x="64" y="-1408" height="1344" />
<attrtext style="alignment:CENTER;fontsize:56;fontname:Arial" attrname="SymbolName" x="736" y="-736" type="symbol" />
<line x2="1120" y1="-1408" y2="-1472" x1="1120" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="1120" y="-1400" type="pin AX" />
<line x2="1184" y1="-1408" y2="-1472" x1="1184" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="1184" y="-1400" type="pin CASn" />
<line x2="1312" y1="-1408" y2="-1472" x1="1312" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="1312" y="-1400" type="pin COLOR_REF" />
<line x2="992" y1="-1408" y2="-1472" x1="992" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="992" y="-1400" type="pin H0" />
<line x2="928" y1="-1408" y2="-1472" x1="928" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="928" y="-1400" type="pin H1" />
<line x2="864" y1="-1408" y2="-1472" x1="864" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="864" y="-1400" type="pin H2" />
<line x2="800" y1="-1408" y2="-1472" x1="800" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="800" y="-1400" type="pin H3" />
<line x2="736" y1="-1408" y2="-1472" x1="736" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="736" y="-1400" type="pin H4" />
<line x2="672" y1="-1408" y2="-1472" x1="672" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="672" y="-1400" type="pin H5" />
<line x2="1376" y1="-1408" y2="-1472" x1="1376" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="1376" y="-1400" type="pin LD194" />
<line x2="1056" y1="-1408" y2="-1472" x1="1056" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="1056" y="-1400" type="pin LDPSn" />
<line x2="1248" y1="-1408" y2="-1472" x1="1248" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="1248" y="-1400" type="pin RASn" />
<line x2="96" y1="-64" y2="0" x1="96" />
<attrtext style="alignment:VLEFT;fontsize:24;fontname:Arial" attrname="PinName" x="96" y="-72" type="pin SOFT5_A2_11" />
<line x2="160" y1="-64" y2="0" x1="160" />
<attrtext style="alignment:VLEFT;fontsize:24;fontname:Arial" attrname="PinName" x="160" y="-72" type="pin SOFT5_A2_8" />
<line x2="416" y1="-1408" y2="-1472" x1="416" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="416" y="-1400" type="pin V0" />
<line x2="352" y1="-1408" y2="-1472" x1="352" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="352" y="-1400" type="pin V1" />
<line x2="288" y1="-1408" y2="-1472" x1="288" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="288" y="-1400" type="pin V2" />
<line x2="224" y1="-1408" y2="-1472" x1="224" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="224" y="-1400" type="pin V3" />
<line x2="160" y1="-1408" y2="-1472" x1="160" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="160" y="-1400" type="pin V4" />
<line x2="96" y1="-1408" y2="-1472" x1="96" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="96" y="-1400" type="pin V5" />
<line x2="608" y1="-1408" y2="-1472" x1="608" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="608" y="-1400" type="pin VA" />
<line x2="544" y1="-1408" y2="-1472" x1="544" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="544" y="-1400" type="pin VB" />
<line x2="480" y1="-1408" y2="-1472" x1="480" />
<attrtext style="alignment:VRIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="480" y="-1400" type="pin VC" />
<attrtext style="fontsize:24;fontname:Arial" attrname="PinName" x="84" y="-592" type="pin CLK_14o3M" />
<line x2="0" y1="-592" y2="-592" x1="60" />
<line x2="1472" y1="-912" y2="-912" x1="1408" />
<line x2="1472" y1="-848" y2="-848" x1="1408" />
<line x2="1472" y1="-784" y2="-784" x1="1408" />
<line x2="1472" y1="-720" y2="-720" x1="1408" />
<line x2="1472" y1="-656" y2="-656" x1="1408" />
<attrtext style="alignment:RIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="1400" y="-656" type="pin Q3" />
<attrtext style="alignment:RIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="1400" y="-720" type="pin PHI1" />
<attrtext style="alignment:RIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="1400" y="-784" type="pin PHI0" />
<attrtext style="alignment:RIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="1400" y="-848" type="pin c7Mn" />
<attrtext style="alignment:RIGHT;fontsize:24;fontname:Arial" attrname="PinName" x="1400" y="-912" type="pin c7M" />
<text style="fontsize:56;fontname:Arial" x="284" y="-1100">APPLE II Clock and Video Generator</text>
<text style="fontsize:44;fontname:Arial" x="492" y="-1028">Entered into Xilinx ISE 14.7</text>
<text style="fontsize:44;fontname:Arial" x="740" y="-976">by</text>
<text style="fontsize:40;fontname:Arial" x="636" y="-924">Frederick Kilner </text>
<text style="fontsize:32;fontname:Arial" x="504" y="-876">June 4th Year or our Lord 2018 A.D.</text>
<text style="fontsize:32;fontname:Arial" x="548" y="-112">Apple ][ Will Live Forever</text>
<circle r="12" cx="1056" cy="-1416" />
<circle r="12" cx="1186" cy="-1416" />
<circle r="12" cx="1246" cy="-1416" />
<circle r="10" cx="94" cy="-54" />
<circle r="11" cx="160" cy="-54" />
</graph>
</symbol>

File diff suppressed because one or more lines are too long

Binary file not shown.

View File

@ -0,0 +1,79 @@
<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>ClockVideoGenerator Project Status</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>AppleIIGateSch.xise</TD>
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>ClockVideoGenerator</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>New</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
<TD>xc3s500e-4fg320</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 14.7</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
<TD>Balanced</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
<TD>
&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
<TD><A HREF_DISABLED='Xilinx Default (unlocked)?&DataKey=Strategy'>Xilinx Default (unlocked)</A></TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
<TD>&nbsp;</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
<TD>&nbsp;&nbsp;</TD>
</TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD>Synthesis Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Translation Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Map Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Place and Route Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Post-PAR Static Timing Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Fred6502/Xilinx/tutorial/AppleIIGateSch\isim.log'>ISIM Simulator Log</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Thu Jun 7 00:01:13 2018</TD></TR>
</TABLE>
<br><center><b>Date Generated:</b> 06/07/2018 - 15:05:13</center>
</BODY></HTML>

View File

@ -0,0 +1,104 @@
// Verilog test fixture created from schematic C:\Users\Fred6502\Xilinx\tutorial\AppleIIGateSch\ClockVideoGenerator.sch - Sun Jun 03 21:54:27 2018
`timescale 1ns / 1ps