Hans Huebner
|
ea7b4b5e08
|
Add power nets
|
2022-02-18 20:18:05 +01:00 |
|
Hans Huebner
|
95682eb6de
|
Add data bus
|
2022-02-18 17:34:16 +01:00 |
|
Hans Huebner
|
c151b16107
|
Remove power wires, improve signal names
|
2022-02-18 12:34:56 +01:00 |
|
Hans Huebner
|
27c38fbff5
|
Apple II connector pin names and directions
|
2022-02-18 10:42:23 +01:00 |
|
Hans Huebner
|
a079ae3cd7
|
Make ERC pass
|
2022-02-18 10:03:15 +01:00 |
|
Hans Huebner
|
aaefdfcc8d
|
Add no-connects to open pins
|
2022-02-18 09:22:28 +01:00 |
|
Terence Boldt
|
12cdc7ea44
|
Update to KiCAD 6
|
2022-02-17 20:00:32 -05:00 |
|
Terence Boldt
|
c29232b407
|
Add power jumper and instructions
|
2022-02-16 21:45:22 -05:00 |
|
Terence Boldt
|
4e00fab797
|
Update images for 5th prototype
|
2021-07-28 07:50:58 -04:00 |
|
Terence Boldt
|
7a5dc8c541
|
Remove jumpers and EPROM support
|
2021-07-28 05:41:17 -04:00 |
|
Terence Boldt
|
6b304ecc3d
|
Update image to fourth prototype
|
2021-03-23 21:10:06 -04:00 |
|
Terence Boldt
|
a789b921c3
|
Update PCB image
|
2021-03-16 07:54:45 -04:00 |
|
Terence Boldt
|
ebcfeb3b9f
|
Update board to support AT28C64B
|
2021-03-13 22:26:40 -05:00 |
|
Terence Boldt
|
daed9d2dd9
|
Update project status and image
|
2021-01-16 07:45:24 -05:00 |
|
Terence Boldt
|
894e6f3fc1
|
Fix silkscreen issue where chips mislabelled
|
2021-01-11 00:23:00 -05:00 |
|
Terence Boldt
|
cce9a2f41d
|
Clean up tracks
|
2020-12-29 22:23:52 -05:00 |
|
Terence Boldt
|
2a09a50263
|
Optimize vias and tracks
|
2020-12-29 21:07:01 -05:00 |
|
Terence Boldt
|
a623d2f0ad
|
Update board to support 8 bit data and 16x firmware
|
2020-12-29 19:54:22 -05:00 |
|
Terence Boldt
|
bf2d93e22b
|
Update gerber files
|
2020-12-13 22:32:13 -05:00 |
|
Terence Boldt
|
c35ef5ec75
|
Update board image with EPROM
|
2020-12-13 22:23:16 -05:00 |
|
Terence Boldt
|
c93b54c669
|
Update schematic/PCB to work with more EPROM types
|
2020-12-13 22:19:04 -05:00 |
|
Terence Boldt
|
3880a1c30c
|
Add ground wires to EPROM address lines
|
2020-12-13 00:43:19 -05:00 |
|
Terence Boldt
|
b0b077b1a2
|
Update project status and image
|
2020-12-10 23:13:12 -05:00 |
|
Terence Boldt
|
04b002098c
|
Remove unnecessary vias
|
2020-11-19 19:06:00 -05:00 |
|
Terence Boldt
|
61d92b094d
|
Generate gerber and drill files
|
2020-11-19 16:33:51 -05:00 |
|
Terence Boldt
|
83771ed16b
|
Update power and ground wiring
|
2020-11-19 16:27:50 -05:00 |
|
Terence Boldt
|
b3465834a1
|
Update PCB images
|
2020-11-19 12:43:10 -05:00 |
|
Terence Boldt
|
174c92053b
|
Complete initial PCB layout
|
2020-11-19 12:31:19 -05:00 |
|
Terence Boldt
|
a444e561ac
|
Update PCB footprints and layout
|
2020-11-19 11:18:17 -05:00 |
|
Terence Boldt
|
f045f4338f
|
Update schematics and board
- Remove resistor voltage dividers
- Change to 74LVC parts with +3.3V VCC
- Remove control lines
|
2020-11-19 09:00:27 -05:00 |
|
Terence Boldt
|
ecba35fefe
|
Update PCB component layout
|
2020-11-16 19:21:56 -05:00 |
|
Terence Boldt
|
dd5ddf4691
|
Update schematic and create rough PCB layout
|
2020-11-15 22:44:31 -05:00 |
|
Terence Boldt
|
d632a1d959
|
Add control lines and resistors - STILL MISSING CAPACITORS AND VCC/GND
|
2020-11-10 21:49:04 -05:00 |
|
Terence Boldt
|
dc7176cdce
|
Add initial schematic - MISSING RESISTORS AND CONTROL LINES
|
2020-11-02 21:56:42 -05:00 |
|