AppleIISd/VHDL/AppleIISd.ucf

43 lines
1.1 KiB
Plaintext
Raw Normal View History

2017-05-06 15:31:51 +00:00
#net "diag" loc="P29";
#PACE: Start of Constraints generated by PACE
#PACE: Start of PACE I/O Pin Assignments
2017-07-05 17:22:02 +00:00
NET "a10" LOC = "P38" ;
NET "b10" LOC = "P27" ;
NET "a8" LOC = "P36" ;
NET "b8" LOC = "P25" ;
NET "a9" LOC = "P37" ;
NET "b9" LOC = "P26" ;
2017-05-06 15:31:51 +00:00
NET "cpu_a<0>" LOC = "P22" ;
NET "cpu_a<1>" LOC = "P24" ;
NET "cpu_d<0>" LOC = "P2" ;
NET "cpu_d<1>" LOC = "P3" ;
NET "cpu_d<2>" LOC = "P4" ;
NET "cpu_d<3>" LOC = "P8" ;
NET "cpu_d<4>" LOC = "P9" ;
NET "cpu_d<5>" LOC = "P11" ;
NET "cpu_d<6>" LOC = "P12" ;
NET "cpu_d<7>" LOC = "P13" ;
NET "cpu_Nphi2" LOC = "P5" ;
NET "cpu_Nres" LOC = "P19" ;
NET "cpu_rnw" LOC = "P7" ;
NET "extclk" LOC = "P6" ;
2017-07-05 17:22:02 +00:00
NET "nio_sel" LOC = "P40" ;
NET "nio_stb" LOC = "P43" ;
NET "led" LOC = "P29" ;
2017-05-06 15:31:51 +00:00
NET "Ncs2" LOC = "P18" ;
2017-07-05 17:22:02 +00:00
NET "ng" LOC = "P20" ;
NET "noe" LOC = "P14" ;
2017-05-06 16:14:04 +00:00
NET "spi_int" LOC = "P42" ;
NET "spi_miso" LOC = "P44" ;
2017-05-06 15:31:51 +00:00
NET "spi_mosi" LOC = "P35" ;
2017-05-06 16:14:04 +00:00
NET "spi_Nsel" LOC = "P28" ;
2017-05-06 15:31:51 +00:00
NET "spi_sclk" LOC = "P34" ;
#PACE: Start of PACE Area Constraints
#PACE: Start of PACE Prohibit Constraints
#PACE: End of Constraints generated by PACE