2016-01-05 12:40:50 +00:00
|
|
|
This is a reconstruction of an 1980s-era Apple ][+ implemented in VHDL for
|
|
|
|
|
FPGAs.
|
|
|
|
|
|
|
|
|
|
The source code is copied from
|
|
|
|
|
|
|
|
|
|
Stephen A. Edwards, sedwards@cs.columbia.edu
|
2016-01-06 13:24:25 +00:00
|
|
|
|
2016-01-05 12:40:50 +00:00
|
|
|
http://www1.cs.columbia.edu/~sedwards
|
|
|
|
|
|
2016-01-05 13:27:30 +00:00
|
|
|
http://www1.cs.columbia.edu/~sedwards/apple2fpga/
|
|
|
|
|
|
2016-01-05 12:40:50 +00:00
|
|
|
|
|
|
|
|
|
|
|
|
|
Build ToDO
|
|
|
|
|
|
|
|
|
|
|
2016-01-06 13:24:25 +00:00
|
|
|
Download the Apple II roms from the web
|
|
|
|
|
|
2016-01-05 12:40:50 +00:00
|
|
|
|
2016-01-05 13:27:30 +00:00
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
F12 Switch debug info screen on/off
|
2016-01-06 13:24:25 +00:00
|
|
|
|
2016-01-05 13:27:30 +00:00
|
|
|
F2 Track + 1
|
2016-01-06 13:24:25 +00:00
|
|
|
|
2016-01-05 13:27:30 +00:00
|
|
|
F3 Track - 1
|
|
|
|
|
|
|
|
|
|
F6 Switch b/w mode / colormode
|
