mirror of
https://github.com/garrettsworkshop/GR8RAM.git
synced 2026-03-12 07:41:45 +00:00
6 lines
128 B
Plaintext
6 lines
128 B
Plaintext
FREQUENCY PORT "PHI0" 1.000000 MHz ;
|
|
FREQUENCY NET "CLK" 44.300000 MHz ;
|
|
BLOCK RESETPATHS ;
|
|
BLOCK ASYNCPATHS ;
|
|
VOLTAGE 3.300 V;
|