mirror of
https://github.com/garrettsworkshop/RAM2E.git
synced 2024-12-12 09:29:06 +00:00
52 lines
2.2 KiB
Plaintext
52 lines
2.2 KiB
Plaintext
|
|
||
|
|
Copyright (C) 1994-2021 Synopsys, Inc.
|
||
|
|
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
|
||
|
|
and may only be used pursuant to the terms and conditions of a written license agreement
|
||
|
|
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
|
||
|
|
Synopsys software or the associated documentation is strictly prohibited.
|
||
|
|
Tool: Synplify Pro (R)
|
||
|
|
Build: R-2021.03L-SP1
|
||
|
|
Install: C:\lscc\diamond\3.12\synpbase
|
||
|
|
OS: Windows 6.2
|
||
|
|
|
||
|
|
Hostname: ZANEMACWIN11
|
||
|
|
|
||
|
|
Implementation : impl1
|
||
|
|
|
||
|
|
# Written on Thu Sep 21 05:34:37 2023
|
||
|
|
|
||
|
|
##### FILES SYNTAX CHECKED ##############################################
|
||
|
|
Constraint File(s): "\\Mac\iCloud\Repos\RAM2E\CPLD\RAM2E.sdc"
|
||
|
|
|
||
|
|
#Run constraint checker to find more issues with constraints.
|
||
|
|
#########################################################################
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
No issues found in constraint syntax.
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
Clock Summary
|
||
|
|
*************
|
||
|
|
|
||
|
|
Start Requested Requested Clock Clock Clock
|
||
|
|
Level Clock Frequency Period Type Group Load
|
||
|
|
----------------------------------------------------------------------------------------
|
||
|
|
0 - C14M 14.3 MHz 69.841 declared default_clkgroup 111
|
||
|
|
|
||
|
|
0 - System 100.0 MHz 10.000 system system_clkgroup 0
|
||
|
|
========================================================================================
|
||
|
|
|
||
|
|
|
||
|
|
Clock Load Summary
|
||
|
|
******************
|
||
|
|
|
||
|
|
Clock Source Clock Pin Non-clock Pin Non-clock Pin
|
||
|
|
Clock Load Pin Seq Example Seq Example Comb Example
|
||
|
|
----------------------------------------------------------------------------------------
|
||
|
|
C14M 111 C14M(port) wb_rst.C - un1_C14M.I[0](inv)
|
||
|
|
|
||
|
|
System 0 - - - -
|
||
|
|
========================================================================================
|