RAM2E/CPLD/RAM2E.sdc

2 lines
48 B
Plaintext
Raw Normal View History

2023-09-21 09:45:21 +00:00
create_clock [get_ports C14M] -period 69.841ns