mirror of
https://github.com/garrettsworkshop/RAM2E.git
synced 2025-03-06 14:30:05 +00:00
nVOE change
This commit is contained in:
parent
4d22a0dae6
commit
0bc28d5c8a
12
CPLD/RAM2E.v
12
CPLD/RAM2E.v
@ -50,13 +50,13 @@ module RAM2E(C14M, PHI1, LED,
|
|||||||
output [7:0] Dout; assign Dout[7:0] = RD[7:0];
|
output [7:0] Dout; assign Dout[7:0] = RD[7:0];
|
||||||
|
|
||||||
/* Video Data Bus */
|
/* Video Data Bus */
|
||||||
reg VOEEN;
|
reg VOEENf, VOEENr;
|
||||||
always @(posedge C14M) begin
|
always @(negedge C14M) VOEENf <= S==4'h7;
|
||||||
VOEEN <= S==4'h7 ||
|
always @(negedge C14M) begin
|
||||||
S==4'h8 || S==4'h9 || S==4'hA || S==4'hB ||
|
VOEENr <= S==4'h7 || S==4'h8 || S==4'h9 ||
|
||||||
S==4'hC || S==4'hD || S==4'hE || S==4'hF;
|
S==4'hA || S==4'hB || S==4'hC;
|
||||||
end
|
end
|
||||||
output nVOE; assign nVOE = !(!PHI1 && VOEEN);
|
output nVOE; assign nVOE = !(VOEENf && VOEENr);
|
||||||
output reg [7:0] Vout; // Video data bus
|
output reg [7:0] Vout; // Video data bus
|
||||||
always @(negedge C14M) if (S==4'h6) Vout[7:0] <= RD[7:0];
|
always @(negedge C14M) if (S==4'h6) Vout[7:0] <= RD[7:0];
|
||||||
|
|
||||||
|
Loading…
x
Reference in New Issue
Block a user