mirror of
https://github.com/garrettsworkshop/RAM2E.git
synced 2025-04-09 05:37:04 +00:00
2 lines
68 B
Verilog
2 lines
68 B
Verilog
module DHGR(nDHGROE); output nDHGROE; assign nDHGROE = 0; endmodule
|