mirror of
https://github.com/garrettsworkshop/RAM2E.git
synced 2024-11-28 10:52:28 +00:00
2 lines
68 B
Verilog
2 lines
68 B
Verilog
module DHGR(nDHGROE); output nDHGROE; assign nDHGROE = 1; endmodule
|