RAM2E/CPLD/MAXV-NODHGR/output_files/RAM2E.fit.smsg
Zane Kaminski 1dbf14e8a9 RC1
2024-06-09 01:17:38 -04:00

5 lines
370 B
Plaintext

Extra Info (176273): Performing register packing on registers with non-logic cell location assignments
Extra Info (176274): Completed register packing on registers with non-logic cell location assignments
Extra Info (176244): Moving registers into LUTs to improve timing and density
Extra Info (176245): Finished moving registers into LUTs: elapsed time is 00:00:00