2023-08-15 09:05:47 +00:00
|
|
|
<HTML>
|
|
|
|
|
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
|
|
|
|
|
<STYLE TYPE="text/css">
|
|
|
|
|
<!--
|
|
|
|
|
body,pre{
font-family:'Courier New', monospace;
color: #000000;
font-size:88%;
background-color: #ffffff;
}
h1 {
font-weight: bold;
margin-top: 24px;
margin-bottom: 10px;
border-bottom: 3px solid #000; font-size: 1em;
}
h2 {
font-weight: bold;
margin-top: 18px;
margin-bottom: 5px;
font-size: 0.90em;
}
h3 {
font-weight: bold;
margin-top: 12px;
margin-bottom: 5px;
font-size: 0.80em;
}
p {
font-size:78%;
}
P.Table {
margin-top: 4px;
margin-bottom: 4px;
margin-right: 4px;
margin-left: 4px;
}
table
{
border-width: 1px 1px 1px 1px;
border-style: solid solid solid solid;
border-color: black black black black;
border-collapse: collapse;
}
th {
font-weight:bold;
padding: 4px;
border-width: 1px 1px 1px 1px;
border-style: solid solid solid solid;
border-color: black black black black;
vertical-align:top;
text-align:left;
font-size:78%;
}
td {
padding: 4px;
border-width: 1px 1px 1px 1px;
border-style: solid solid solid solid;
border-color: black black black black;
vertical-align:top;
font-size:78%;
}
a {
color:#013C9A;
text-decoration:none;
}
a:visited {
color:#013C9A;
}
a:hover, a:active {
text-decoration:underline;
color:#5BAFD4;
}
.pass
{
background-color: #00ff00;
}
.fail
{
background-color: #ff0000;
}
.comment
{
font-size: 90%;
font-style: italic;
}
|
|
|
|
|
-->
|
|
|
|
|
</STYLE>
|
|
|
|
|
</HEAD>
|
|
|
|
|
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>
|
|
|
|
|
|
|
|
|
|
Loading design for application trce from file ram2gs_lcmxo256c_impl1_map.ncd.
|
|
|
|
|
Design name: RAM2GS
|
|
|
|
|
NCD version: 3.3
|
|
|
|
|
Vendor: LATTICE
|
|
|
|
|
Device: LCMXO256C
|
|
|
|
|
Package: TQFP100
|
|
|
|
|
Performance: 3
|
|
|
|
|
Loading device for application trce from file 'mj5g10x6.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
|
|
|
|
|
Package Status: Final Version 1.19.
|
|
|
|
|
Performance Hardware Data Status: Version 1.124.
|
|
|
|
|
Setup and Hold Report
|
|
|
|
|
|
|
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
|
2024-01-07 02:52:05 +00:00
|
|
|
Sat Jan 06 06:24:59 2024
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
|
|
|
|
|
Copyright (c) 1995 AT&T Corp. All rights reserved.
|
|
|
|
|
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
|
|
|
|
|
Copyright (c) 2001 Agere Systems All rights reserved.
|
|
|
|
|
Copyright (c) 2002-2020 Lattice Semiconductor Corporation, All rights reserved.
|
|
|
|
|
|
|
|
|
|
<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
|
|
|
|
|
------------------
|
2023-09-21 09:45:45 +00:00
|
|
|
Command line: trce -v 1 -gt -mapchkpnt 0 -sethld -o RAM2GS_LCMXO256C_impl1.tw1 -gui -msgset //Mac/iCloud/Repos/RAM2GS/CPLD/LCMXO256C/promote.xml RAM2GS_LCMXO256C_impl1_map.ncd RAM2GS_LCMXO256C_impl1.prf
|
2023-08-15 09:05:47 +00:00
|
|
|
Design file: ram2gs_lcmxo256c_impl1_map.ncd
|
|
|
|
|
Preference file: ram2gs_lcmxo256c_impl1.prf
|
|
|
|
|
Device,speed: LCMXO256C,3
|
|
|
|
|
Report level: verbose report, limited to 1 item per preference
|
|
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>
|
|
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "PHI2" 2.900000 MHz (0 errors)</A></LI> 168 items scored, 0 timing errors detected.
|
|
|
|
|
Report: 43.077MHz is the maximum frequency for this preference.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
<LI><A href='#map_twr_pref_0_1' Target='right'>FREQUENCY PORT "nCCAS" 2.900000 MHz (0 errors)</A></LI> 0 items scored, 0 timing errors detected.
|
|
|
|
|
Report: 400.000MHz is the maximum frequency for this preference.
|
|
|
|
|
|
|
|
|
|
<LI><A href='#map_twr_pref_0_2' Target='right'>FREQUENCY PORT "nCRAS" 2.900000 MHz (0 errors)</A></LI> 0 items scored, 0 timing errors detected.
|
|
|
|
|
Report: 400.000MHz is the maximum frequency for this preference.
|
|
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
<LI><A href='#map_twr_pref_0_3' Target='right'>FREQUENCY PORT "RCLK" 62.500000 MHz (0 errors)</A></LI> 392 items scored, 0 timing errors detected.
|
|
|
|
|
Report: 102.020MHz is the maximum frequency for this preference.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
BLOCK ASYNCPATHS
|
|
|
|
|
BLOCK RESETPATHS
|
|
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
================================================================================
|
2023-08-16 09:11:25 +00:00
|
|
|
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "PHI2" 2.900000 MHz ;
|
2024-01-07 02:52:05 +00:00
|
|
|
168 items scored, 0 timing errors detected.
|
2023-08-15 09:05:47 +00:00
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
Passed: The following path meets requirements by 160.807ns (weighted slack = 321.614ns)
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Logical Details: Cell type Pin type Cell/ASIC name (clock net +/-)
|
|
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
Source: FF Q Bank[6] (from PHI2_c +)
|
|
|
|
|
Destination: FF Data in CmdEnable (to PHI2_c -)
|
2023-08-15 09:05:47 +00:00
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
Delay: 11.433ns (24.4% logic, 75.6% route), 7 logic levels.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Constraint Details:
|
|
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
11.433ns physical path delay SLICE_75 to SLICE_20 meets
|
2023-08-16 09:11:25 +00:00
|
|
|
172.414ns delay constraint less
|
2024-01-07 02:52:05 +00:00
|
|
|
0.174ns DIN_SET requirement (totaling 172.240ns) by 160.807ns
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Physical Path Details:
|
|
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
Data path SLICE_75 to SLICE_20:
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Name Fanout Delay (ns) Site Resource
|
2024-01-07 02:52:05 +00:00
|
|
|
REG_DEL --- 0.560 SLICE_75.CLK to SLICE_75.Q0 SLICE_75 (from PHI2_c)
|
|
|
|
|
ROUTE 1 e 1.441 SLICE_75.Q0 to SLICE_77.C1 Bank[6]
|
|
|
|
|
CTOF_DEL --- 0.371 SLICE_77.C1 to SLICE_77.F1 SLICE_77
|
|
|
|
|
ROUTE 2 e 1.441 SLICE_77.F1 to SLICE_79.D0 un1_Bank_1_5
|
|
|
|
|
CTOF_DEL --- 0.371 SLICE_79.D0 to SLICE_79.F0 SLICE_79
|
|
|
|
|
ROUTE 2 e 1.441 SLICE_79.F0 to SLICE_76.B0 C1WR_7
|
|
|
|
|
CTOF_DEL --- 0.371 SLICE_76.B0 to SLICE_76.F0 SLICE_76
|
|
|
|
|
ROUTE 5 e 1.441 SLICE_76.F0 to SLICE_70.B0 C1WR
|
|
|
|
|
CTOF_DEL --- 0.371 SLICE_70.B0 to SLICE_70.F0 SLICE_70
|
|
|
|
|
ROUTE 1 e 1.441 SLICE_70.F0 to SLICE_14.C1 N_121
|
|
|
|
|
CTOF_DEL --- 0.371 SLICE_14.C1 to SLICE_14.F1 SLICE_14
|
|
|
|
|
ROUTE 1 e 1.441 SLICE_14.F1 to SLICE_20.C0 un1_CmdEnable20_i
|
|
|
|
|
CTOF_DEL --- 0.371 SLICE_20.C0 to SLICE_20.F0 SLICE_20
|
|
|
|
|
ROUTE 1 e 0.001 SLICE_20.F0 to SLICE_20.DI0 CmdEnable_s (to PHI2_c)
|
2023-08-15 09:05:47 +00:00
|
|
|
--------
|
2024-01-07 02:52:05 +00:00
|
|
|
11.433 (24.4% logic, 75.6% route), 7 logic levels.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
Report: 43.077MHz is the maximum frequency for this preference.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
|
|
|
|
|
================================================================================
|
2023-08-16 09:11:25 +00:00
|
|
|
<A name="map_twr_pref_0_1"></A>Preference: FREQUENCY PORT "nCCAS" 2.900000 MHz ;
|
|
|
|
|
0 items scored, 0 timing errors detected.
|
2023-08-15 09:05:47 +00:00
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Passed: The following path meets requirements by 342.328ns
|
|
|
|
|
The internal maximum frequency of the following component is 400.000 MHz
|
|
|
|
|
|
|
|
|
|
Logical Details: Cell type Pin name Component name
|
|
|
|
|
|
|
|
|
|
Destination: PIO PAD nCCAS
|
|
|
|
|
|
|
|
|
|
Delay: 2.500ns -- based on Minimum Pulse Width
|
|
|
|
|
|
|
|
|
|
Report: 400.000MHz is the maximum frequency for this preference.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
================================================================================
|
|
|
|
|
<A name="map_twr_pref_0_2"></A>Preference: FREQUENCY PORT "nCRAS" 2.900000 MHz ;
|
|
|
|
|
0 items scored, 0 timing errors detected.
|
|
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Passed: The following path meets requirements by 342.328ns
|
|
|
|
|
The internal maximum frequency of the following component is 400.000 MHz
|
|
|
|
|
|
|
|
|
|
Logical Details: Cell type Pin name Component name
|
|
|
|
|
|
|
|
|
|
Destination: PIO PAD nCRAS
|
|
|
|
|
|
|
|
|
|
Delay: 2.500ns -- based on Minimum Pulse Width
|
|
|
|
|
|
|
|
|
|
Report: 400.000MHz is the maximum frequency for this preference.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
================================================================================
|
|
|
|
|
<A name="map_twr_pref_0_3"></A>Preference: FREQUENCY PORT "RCLK" 62.500000 MHz ;
|
2024-01-07 02:52:05 +00:00
|
|
|
392 items scored, 0 timing errors detected.
|
2023-08-16 09:11:25 +00:00
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
Passed: The following path meets requirements by 6.198ns
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Logical Details: Cell type Pin type Cell/ASIC name (clock net +/-)
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Source: FF Q FS[17] (from RCLK_c +)
|
2024-01-07 02:52:05 +00:00
|
|
|
Destination: FF Data in UFMSDI (to RCLK_c +)
|
2023-08-15 09:05:47 +00:00
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
Delay: 9.621ns (25.1% logic, 74.9% route), 6 logic levels.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Constraint Details:
|
|
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
9.621ns physical path delay SLICE_1 to SLICE_52 meets
|
2023-08-16 09:11:25 +00:00
|
|
|
16.000ns delay constraint less
|
2024-01-07 02:52:05 +00:00
|
|
|
0.181ns DIN_SET requirement (totaling 15.819ns) by 6.198ns
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Physical Path Details:
|
|
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
Data path SLICE_1 to SLICE_52:
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Name Fanout Delay (ns) Site Resource
|
2023-08-16 09:11:25 +00:00
|
|
|
REG_DEL --- 0.560 SLICE_1.CLK to SLICE_1.Q1 SLICE_1 (from RCLK_c)
|
2024-01-07 02:52:05 +00:00
|
|
|
ROUTE 3 e 1.441 SLICE_1.Q1 to SLICE_86.D1 FS[17]
|
|
|
|
|
CTOF_DEL --- 0.371 SLICE_86.D1 to SLICE_86.F1 SLICE_86
|
|
|
|
|
ROUTE 1 e 1.441 SLICE_86.F1 to SLICE_69.C1 UFMSDI_ens2_i_o2_0_3
|
|
|
|
|
CTOF_DEL --- 0.371 SLICE_69.C1 to SLICE_69.F1 SLICE_69
|
|
|
|
|
ROUTE 4 e 1.441 SLICE_69.F1 to SLICE_58.C1 N_128
|
2023-08-16 09:11:25 +00:00
|
|
|
CTOF_DEL --- 0.371 SLICE_58.C1 to SLICE_58.F1 SLICE_58
|
2024-01-07 02:52:05 +00:00
|
|
|
ROUTE 3 e 1.441 SLICE_58.F1 to SLICE_55.C0 N_94
|
|
|
|
|
CTOF_DEL --- 0.371 SLICE_55.C0 to SLICE_55.F0 SLICE_55
|
|
|
|
|
ROUTE 1 e 1.441 SLICE_55.F0 to SLICE_52.D0 UFMSDI_r_xx_mm_1
|
|
|
|
|
CTOF_DEL --- 0.371 SLICE_52.D0 to SLICE_52.F0 SLICE_52
|
|
|
|
|
ROUTE 1 e 0.001 SLICE_52.F0 to SLICE_52.DI0 UFMSDI_RNO (to RCLK_c)
|
2023-08-15 09:05:47 +00:00
|
|
|
--------
|
2024-01-07 02:52:05 +00:00
|
|
|
9.621 (25.1% logic, 74.9% route), 6 logic levels.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
Report: 102.020MHz is the maximum frequency for this preference.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
|
|
|
|
|
--------------
|
|
|
|
|
----------------------------------------------------------------------------
|
|
|
|
|
Preference | Constraint| Actual|Levels
|
|
|
|
|
----------------------------------------------------------------------------
|
|
|
|
|
| | |
|
2024-01-07 02:52:05 +00:00
|
|
|
FREQUENCY PORT "PHI2" 2.900000 MHz ; | 2.900 MHz| 43.077 MHz| 7
|
2023-08-16 09:11:25 +00:00
|
|
|
| | |
|
|
|
|
|
FREQUENCY PORT "nCCAS" 2.900000 MHz ; | 2.900 MHz| 400.000 MHz| 0
|
|
|
|
|
| | |
|
|
|
|
|
FREQUENCY PORT "nCRAS" 2.900000 MHz ; | 2.900 MHz| 400.000 MHz| 0
|
2023-08-15 09:05:47 +00:00
|
|
|
| | |
|
2024-01-07 02:52:05 +00:00
|
|
|
FREQUENCY PORT "RCLK" 62.500000 MHz ; | 62.500 MHz| 102.020 MHz| 6
|
2023-08-15 09:05:47 +00:00
|
|
|
| | |
|
|
|
|
|
----------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
All preferences were met.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
|
|
|
|
|
<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
|
|
|
|
|
------------------------
|
|
|
|
|
|
|
|
|
|
Found 4 clocks:
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Clock Domain: nCRAS_c Source: nCRAS.PAD Loads: 10
|
2023-08-15 09:05:47 +00:00
|
|
|
No transfer within this clock domain is found
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Data transfers from:
|
|
|
|
|
Clock Domain: RCLK_c Source: RCLK.PAD
|
|
|
|
|
Not reported because source and destination domains are unrelated.
|
|
|
|
|
To report these transfers please refer to preference CLKSKEWDIFF to define
|
|
|
|
|
external clock skew between clock ports.
|
|
|
|
|
|
|
|
|
|
Clock Domain: nCCAS_c Source: nCCAS.PAD Loads: 8
|
2023-08-15 09:05:47 +00:00
|
|
|
No transfer within this clock domain is found
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Clock Domain: RCLK_c Source: RCLK.PAD Loads: 32
|
|
|
|
|
Covered under: FREQUENCY PORT "RCLK" 62.500000 MHz ;
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Data transfers from:
|
|
|
|
|
Clock Domain: nCRAS_c Source: nCRAS.PAD
|
|
|
|
|
Not reported because source and destination domains are unrelated.
|
|
|
|
|
To report these transfers please refer to preference CLKSKEWDIFF to define
|
|
|
|
|
external clock skew between clock ports.
|
|
|
|
|
|
|
|
|
|
Clock Domain: PHI2_c Source: PHI2.PAD
|
|
|
|
|
Not reported because source and destination domains are unrelated.
|
|
|
|
|
To report these transfers please refer to preference CLKSKEWDIFF to define
|
|
|
|
|
external clock skew between clock ports.
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Clock Domain: PHI2_c Source: PHI2.PAD Loads: 15
|
|
|
|
|
Covered under: FREQUENCY PORT "PHI2" 2.900000 MHz ;
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Data transfers from:
|
|
|
|
|
Clock Domain: RCLK_c Source: RCLK.PAD
|
|
|
|
|
Not reported because source and destination domains are unrelated.
|
|
|
|
|
To report these transfers please refer to preference CLKSKEWDIFF to define
|
|
|
|
|
external clock skew between clock ports.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
|
|
|
|
|
---------------
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Timing errors: 0 Score: 0
|
|
|
|
|
Cumulative negative slack: 0
|
2023-08-15 09:05:47 +00:00
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
Constraints cover 560 paths, 4 nets, and 424 connections (62.26% coverage)
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
|
2024-01-07 02:52:05 +00:00
|
|
|
Sat Jan 06 06:24:59 2024
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
|
|
|
|
|
Copyright (c) 1995 AT&T Corp. All rights reserved.
|
|
|
|
|
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
|
|
|
|
|
Copyright (c) 2001 Agere Systems All rights reserved.
|
|
|
|
|
Copyright (c) 2002-2020 Lattice Semiconductor Corporation, All rights reserved.
|
|
|
|
|
|
|
|
|
|
<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
|
|
|
|
|
------------------
|
2023-09-21 09:45:45 +00:00
|
|
|
Command line: trce -v 1 -gt -mapchkpnt 0 -sethld -o RAM2GS_LCMXO256C_impl1.tw1 -gui -msgset //Mac/iCloud/Repos/RAM2GS/CPLD/LCMXO256C/promote.xml RAM2GS_LCMXO256C_impl1_map.ncd RAM2GS_LCMXO256C_impl1.prf
|
2023-08-15 09:05:47 +00:00
|
|
|
Design file: ram2gs_lcmxo256c_impl1_map.ncd
|
|
|
|
|
Preference file: ram2gs_lcmxo256c_impl1.prf
|
|
|
|
|
Device,speed: LCMXO256C,M
|
|
|
|
|
Report level: verbose report, limited to 1 item per preference
|
|
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>
|
|
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "PHI2" 2.900000 MHz (0 errors)</A></LI> 168 items scored, 0 timing errors detected.
|
2023-08-16 09:11:25 +00:00
|
|
|
|
|
|
|
|
<LI><A href='#map_twr_pref_1_1' Target='right'>FREQUENCY PORT "nCCAS" 2.900000 MHz (0 errors)</A></LI> 0 items scored, 0 timing errors detected.
|
|
|
|
|
|
|
|
|
|
<LI><A href='#map_twr_pref_1_2' Target='right'>FREQUENCY PORT "nCRAS" 2.900000 MHz (0 errors)</A></LI> 0 items scored, 0 timing errors detected.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
<LI><A href='#map_twr_pref_1_3' Target='right'>FREQUENCY PORT "RCLK" 62.500000 MHz (0 errors)</A></LI> 392 items scored, 0 timing errors detected.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
BLOCK ASYNCPATHS
|
|
|
|
|
BLOCK RESETPATHS
|
|
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
================================================================================
|
2023-08-16 09:11:25 +00:00
|
|
|
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "PHI2" 2.900000 MHz ;
|
2024-01-07 02:52:05 +00:00
|
|
|
168 items scored, 0 timing errors detected.
|
2023-08-15 09:05:47 +00:00
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Passed: The following path meets requirements by 0.430ns
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Logical Details: Cell type Pin type Cell/ASIC name (clock net +/-)
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Source: FF Q C1Submitted (from PHI2_c -)
|
|
|
|
|
Destination: FF Data in C1Submitted (to PHI2_c -)
|
2023-08-15 09:05:47 +00:00
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Delay: 0.411ns (51.3% logic, 48.7% route), 2 logic levels.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Constraint Details:
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
0.411ns physical path delay SLICE_14 to SLICE_14 meets
|
|
|
|
|
-0.019ns DIN_HLD and
|
|
|
|
|
0.000ns delay constraint requirement (totaling -0.019ns) by 0.430ns
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Physical Path Details:
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Data path SLICE_14 to SLICE_14:
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Name Fanout Delay (ns) Site Resource
|
2023-08-16 09:11:25 +00:00
|
|
|
REG_DEL --- 0.137 SLICE_14.CLK to SLICE_14.Q0 SLICE_14 (from PHI2_c)
|
|
|
|
|
ROUTE 2 e 0.199 SLICE_14.Q0 to SLICE_14.B0 C1Submitted
|
|
|
|
|
CTOF_DEL --- 0.074 SLICE_14.B0 to SLICE_14.F0 SLICE_14
|
|
|
|
|
ROUTE 1 e 0.001 SLICE_14.F0 to SLICE_14.DI0 C1Submitted_RNO (to PHI2_c)
|
2023-08-15 09:05:47 +00:00
|
|
|
--------
|
2023-08-16 09:11:25 +00:00
|
|
|
0.411 (51.3% logic, 48.7% route), 2 logic levels.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
|
|
|
|
|
================================================================================
|
2023-08-16 09:11:25 +00:00
|
|
|
<A name="map_twr_pref_1_1"></A>Preference: FREQUENCY PORT "nCCAS" 2.900000 MHz ;
|
|
|
|
|
0 items scored, 0 timing errors detected.
|
2023-08-15 09:05:47 +00:00
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
================================================================================
|
|
|
|
|
<A name="map_twr_pref_1_2"></A>Preference: FREQUENCY PORT "nCRAS" 2.900000 MHz ;
|
|
|
|
|
0 items scored, 0 timing errors detected.
|
|
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
================================================================================
|
|
|
|
|
<A name="map_twr_pref_1_3"></A>Preference: FREQUENCY PORT "RCLK" 62.500000 MHz ;
|
2024-01-07 02:52:05 +00:00
|
|
|
392 items scored, 0 timing errors detected.
|
2023-08-16 09:11:25 +00:00
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Passed: The following path meets requirements by 0.342ns
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Logical Details: Cell type Pin type Cell/ASIC name (clock net +/-)
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Source: FF Q CASr (from RCLK_c +)
|
|
|
|
|
Destination: FF Data in CASr2 (to RCLK_c +)
|
2023-08-15 09:05:47 +00:00
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Delay: 0.325ns (38.8% logic, 61.2% route), 1 logic levels.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Constraint Details:
|
|
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
0.325ns physical path delay SLICE_74 to SLICE_74 meets
|
2023-08-16 09:11:25 +00:00
|
|
|
-0.017ns M_HLD and
|
|
|
|
|
0.000ns delay constraint requirement (totaling -0.017ns) by 0.342ns
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Physical Path Details:
|
|
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
Data path SLICE_74 to SLICE_74:
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Name Fanout Delay (ns) Site Resource
|
2024-01-07 02:52:05 +00:00
|
|
|
REG_DEL --- 0.126 SLICE_74.CLK to SLICE_74.Q0 SLICE_74 (from RCLK_c)
|
|
|
|
|
ROUTE 1 e 0.199 SLICE_74.Q0 to SLICE_74.M1 CASr (to RCLK_c)
|
2023-08-15 09:05:47 +00:00
|
|
|
--------
|
2023-08-16 09:11:25 +00:00
|
|
|
0.325 (38.8% logic, 61.2% route), 1 logic levels.
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
|
|
|
|
|
--------------
|
|
|
|
|
----------------------------------------------------------------------------
|
|
|
|
|
Preference(MIN Delays) | Constraint| Actual|Levels
|
|
|
|
|
----------------------------------------------------------------------------
|
|
|
|
|
| | |
|
2023-08-16 09:11:25 +00:00
|
|
|
FREQUENCY PORT "PHI2" 2.900000 MHz ; | -| -| 2
|
|
|
|
|
| | |
|
|
|
|
|
FREQUENCY PORT "nCCAS" 2.900000 MHz ; | -| -| 0
|
2023-08-15 09:05:47 +00:00
|
|
|
| | |
|
2023-08-16 09:11:25 +00:00
|
|
|
FREQUENCY PORT "nCRAS" 2.900000 MHz ; | -| -| 0
|
|
|
|
|
| | |
|
|
|
|
|
FREQUENCY PORT "RCLK" 62.500000 MHz ; | -| -| 1
|
2023-08-15 09:05:47 +00:00
|
|
|
| | |
|
|
|
|
|
----------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
All preferences were met.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
|
|
|
|
|
------------------------
|
|
|
|
|
|
|
|
|
|
Found 4 clocks:
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Clock Domain: nCRAS_c Source: nCRAS.PAD Loads: 10
|
2023-08-15 09:05:47 +00:00
|
|
|
No transfer within this clock domain is found
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Data transfers from:
|
|
|
|
|
Clock Domain: RCLK_c Source: RCLK.PAD
|
|
|
|
|
Not reported because source and destination domains are unrelated.
|
|
|
|
|
To report these transfers please refer to preference CLKSKEWDIFF to define
|
|
|
|
|
external clock skew between clock ports.
|
|
|
|
|
|
|
|
|
|
Clock Domain: nCCAS_c Source: nCCAS.PAD Loads: 8
|
2023-08-15 09:05:47 +00:00
|
|
|
No transfer within this clock domain is found
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Clock Domain: RCLK_c Source: RCLK.PAD Loads: 32
|
|
|
|
|
Covered under: FREQUENCY PORT "RCLK" 62.500000 MHz ;
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Data transfers from:
|
|
|
|
|
Clock Domain: nCRAS_c Source: nCRAS.PAD
|
|
|
|
|
Not reported because source and destination domains are unrelated.
|
|
|
|
|
To report these transfers please refer to preference CLKSKEWDIFF to define
|
|
|
|
|
external clock skew between clock ports.
|
|
|
|
|
|
|
|
|
|
Clock Domain: PHI2_c Source: PHI2.PAD
|
|
|
|
|
Not reported because source and destination domains are unrelated.
|
|
|
|
|
To report these transfers please refer to preference CLKSKEWDIFF to define
|
|
|
|
|
external clock skew between clock ports.
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Clock Domain: PHI2_c Source: PHI2.PAD Loads: 15
|
|
|
|
|
Covered under: FREQUENCY PORT "PHI2" 2.900000 MHz ;
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
Data transfers from:
|
|
|
|
|
Clock Domain: RCLK_c Source: RCLK.PAD
|
|
|
|
|
Not reported because source and destination domains are unrelated.
|
|
|
|
|
To report these transfers please refer to preference CLKSKEWDIFF to define
|
|
|
|
|
external clock skew between clock ports.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
|
|
|
|
|
---------------
|
|
|
|
|
|
|
|
|
|
Timing errors: 0 Score: 0
|
|
|
|
|
Cumulative negative slack: 0
|
|
|
|
|
|
2024-01-07 02:52:05 +00:00
|
|
|
Constraints cover 560 paths, 4 nets, and 424 connections (62.26% coverage)
|
2023-08-15 09:05:47 +00:00
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
|
|
|
|
|
---------------
|
|
|
|
|
|
2023-08-16 09:11:25 +00:00
|
|
|
Timing errors: 0 (setup), 0 (hold)
|
|
|
|
|
Score: 0 (setup), 0 (hold)
|
|
|
|
|
Cumulative negative slack: 0 (0+0)
|
2023-08-15 09:05:47 +00:00
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
--------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
<BR>
|
|
|
|
|
</PRE></FONT>
|
|
|
|
|
</BODY>
|
|
|
|
|
</HTML>
|
