mirror of
https://github.com/garrettsworkshop/RAM2GS.git
synced 2024-11-26 08:49:57 +00:00
204 lines
8.5 KiB
HTML
204 lines
8.5 KiB
HTML
<HTML>
|
|
<HEAD><TITLE>I/O Timing Report</TITLE>
|
|
<STYLE TYPE="text/css">
|
|
<!--
|
|
body,pre{
|
|
font-family:'Courier New', monospace;
|
|
color: #000000;
|
|
font-size:88%;
|
|
background-color: #ffffff;
|
|
}
|
|
h1 {
|
|
font-weight: bold;
|
|
margin-top: 24px;
|
|
margin-bottom: 10px;
|
|
border-bottom: 3px solid #000; font-size: 1em;
|
|
}
|
|
h2 {
|
|
font-weight: bold;
|
|
margin-top: 18px;
|
|
margin-bottom: 5px;
|
|
font-size: 0.90em;
|
|
}
|
|
h3 {
|
|
font-weight: bold;
|
|
margin-top: 12px;
|
|
margin-bottom: 5px;
|
|
font-size: 0.80em;
|
|
}
|
|
p {
|
|
font-size:78%;
|
|
}
|
|
P.Table {
|
|
margin-top: 4px;
|
|
margin-bottom: 4px;
|
|
margin-right: 4px;
|
|
margin-left: 4px;
|
|
}
|
|
table
|
|
{
|
|
border-width: 1px 1px 1px 1px;
|
|
border-style: solid solid solid solid;
|
|
border-color: black black black black;
|
|
border-collapse: collapse;
|
|
}
|
|
th {
|
|
font-weight:bold;
|
|
padding: 4px;
|
|
border-width: 1px 1px 1px 1px;
|
|
border-style: solid solid solid solid;
|
|
border-color: black black black black;
|
|
vertical-align:top;
|
|
text-align:left;
|
|
font-size:78%;
|
|
}
|
|
td {
|
|
padding: 4px;
|
|
border-width: 1px 1px 1px 1px;
|
|
border-style: solid solid solid solid;
|
|
border-color: black black black black;
|
|
vertical-align:top;
|
|
font-size:78%;
|
|
}
|
|
a {
|
|
color:#013C9A;
|
|
text-decoration:none;
|
|
}
|
|
|
|
a:visited {
|
|
color:#013C9A;
|
|
}
|
|
|
|
a:hover, a:active {
|
|
text-decoration:underline;
|
|
color:#5BAFD4;
|
|
}
|
|
.pass
|
|
{
|
|
background-color: #00ff00;
|
|
}
|
|
.fail
|
|
{
|
|
background-color: #ff0000;
|
|
}
|
|
.comment
|
|
{
|
|
font-size: 90%;
|
|
font-style: italic;
|
|
}
|
|
|
|
-->
|
|
</STYLE>
|
|
</HEAD>
|
|
<PRE><A name="Top"></A><B><U><big>I/O Timing Report</big></U></B>
|
|
Loading design for application iotiming from file ram2gs_lcmxo640c_impl1.ncd.
|
|
Design name: RAM2GS
|
|
NCD version: 3.3
|
|
Vendor: LATTICE
|
|
Device: LCMXO640C
|
|
Package: TQFP100
|
|
Performance: 4
|
|
Package Status: Final Version 1.17.
|
|
Performance Hardware Data Status: Version 1.124.
|
|
Loading design for application iotiming from file ram2gs_lcmxo640c_impl1.ncd.
|
|
Design name: RAM2GS
|
|
NCD version: 3.3
|
|
Vendor: LATTICE
|
|
Device: LCMXO640C
|
|
Package: TQFP100
|
|
Performance: 5
|
|
Package Status: Final Version 1.17.
|
|
Performance Hardware Data Status: Version 1.124.
|
|
Loading design for application iotiming from file ram2gs_lcmxo640c_impl1.ncd.
|
|
Design name: RAM2GS
|
|
NCD version: 3.3
|
|
Vendor: LATTICE
|
|
Device: LCMXO640C
|
|
Package: TQFP100
|
|
Performance: M
|
|
Package Status: Final Version 1.17.
|
|
Performance Hardware Data Status: Version 1.124.
|
|
// Design: RAM2GS
|
|
// Package: TQFP100
|
|
// ncd File: ram2gs_lcmxo640c_impl1.ncd
|
|
// Version: Diamond (64-bit) 3.12.1.454
|
|
// Written on Sat Aug 19 20:57:24 2023
|
|
// M: Minimum Performance Grade
|
|
// iotiming RAM2GS_LCMXO640C_impl1.ncd RAM2GS_LCMXO640C_impl1.prf -gui -msgset Y:/Repos/RAM2GS/CPLD/LCMXO640C/promote.xml
|
|
|
|
I/O Timing Report (All units are in ns)
|
|
|
|
Worst Case Results across Performance Grades (M, 5, 4, 3):
|
|
|
|
// Input Setup and Hold Times
|
|
|
|
Port Clock Edge Setup Performance_Grade Hold Performance_Grade
|
|
----------------------------------------------------------------------
|
|
CROW[0] nCRAS F -0.012 M 2.299 3
|
|
CROW[1] nCRAS F -0.094 M 2.568 3
|
|
Din[0] PHI2 F 5.117 3 2.324 3
|
|
Din[0] nCCAS F 1.863 3 -0.129 M
|
|
Din[1] PHI2 F 4.727 3 3.095 3
|
|
Din[1] nCCAS F 0.973 3 0.261 3
|
|
Din[2] PHI2 F 4.040 3 2.270 3
|
|
Din[2] nCCAS F 1.372 3 -0.027 M
|
|
Din[3] PHI2 F 4.809 3 1.454 3
|
|
Din[3] nCCAS F 0.916 3 0.298 3
|
|
Din[4] PHI2 F 6.041 3 2.279 3
|
|
Din[4] nCCAS F 1.531 3 -0.100 M
|
|
Din[5] PHI2 F 5.903 3 2.260 3
|
|
Din[5] nCCAS F 2.338 3 -0.268 M
|
|
Din[6] PHI2 F 6.028 3 1.422 3
|
|
Din[6] nCCAS F 1.099 3 0.266 3
|
|
Din[7] PHI2 F 6.673 3 2.385 3
|
|
Din[7] nCCAS F 0.940 3 0.417 3
|
|
MAin[0] PHI2 F 4.543 3 0.820 3
|
|
MAin[0] nCRAS F -0.219 M 3.000 3
|
|
MAin[1] PHI2 F 4.179 3 1.515 3
|
|
MAin[1] nCRAS F -0.122 M 2.681 3
|
|
MAin[2] PHI2 F 9.178 3 -0.474 M
|
|
MAin[2] nCRAS F -0.219 M 3.000 3
|
|
MAin[3] PHI2 F 9.642 3 -0.572 M
|
|
MAin[3] nCRAS F -0.200 M 2.949 3
|
|
MAin[4] PHI2 F 9.311 3 -0.515 M
|
|
MAin[4] nCRAS F 0.454 3 1.905 3
|
|
MAin[5] PHI2 F 8.033 3 -0.256 M
|
|
MAin[5] nCRAS F -0.214 M 2.985 3
|
|
MAin[6] PHI2 F 8.467 3 -0.339 M
|
|
MAin[6] nCRAS F 0.019 3 2.253 3
|
|
MAin[7] PHI2 F 8.283 3 -0.303 M
|
|
MAin[7] nCRAS F -0.200 M 2.949 3
|
|
MAin[8] nCRAS F -0.239 M 3.098 3
|
|
MAin[9] nCRAS F -0.200 M 2.952 3
|
|
PHI2 RCLK R 2.024 3 -0.115 M
|
|
UFMSDO RCLK R 2.747 3 -0.023 M
|
|
nCCAS RCLK R 1.461 3 0.049 3
|
|
nCCAS nCRAS F 0.041 3 2.233 3
|
|
nCRAS RCLK R 1.492 3 0.026 3
|
|
nFWE PHI2 F 9.958 3 -0.643 M
|
|
nFWE nCRAS F -0.200 M 2.952 3
|
|
|
|
|
|
// Clock to Output Delay
|
|
|
|
Port Clock Edge Max_Delay Performance_Grade Min_Delay Performance_Grade
|
|
------------------------------------------------------------------------
|
|
LED RCLK R 7.721 3 1.581 M
|
|
LED nCRAS F 12.210 3 2.483 M
|
|
RA[0] RCLK R 10.207 3 2.072 M
|
|
RA[0] nCRAS F 12.761 3 2.565 M
|
|
RA[10] RCLK R 6.343 3 1.287 M
|
|
RA[11] PHI2 R 8.600 3 1.723 M
|
|
RA[1] RCLK R 10.659 3 2.170 M
|
|
RA[1] nCRAS F 13.632 3 2.755 M
|
|
RA[2] RCLK R 10.108 3 2.063 M
|
|
RA[2] nCRAS F 12.438 3 2.497 M
|
|
RA[3] RCLK R 10.970 3 2.227 M
|
|
RA[3] nCRAS F 12.724 3 2.559 M
|
|
RA[4] RCLK R 10.070 3 2.042 M
|
|
RA[4] nCRAS F 12.332 3 2.480 M
|
|
RA[5] RCLK R 11.393 3 2.319 M
|
|
RA[5] nCRAS F 12.686 3 2.552 M
|
|
RA[6] RCLK R 9.403 3 1.934 M
|
|
RA[6] nCRAS F 11.821 3 2.387 M
|
|
RA[7] RCLK R 9.674 3 1.963 M
|
|
RA[7] nCRAS F 12.064 3 2.419 M
|
|
RA[8] RCLK R 10.994 3 2.239 M
|
|
RA[8] nCRAS F 12.987 3 2.596 M
|
|
RA[9] RCLK R 10.979 3 2.227 M
|
|
RA[9] nCRAS F 13.683 3 2.751 M
|
|
RBA[0] nCRAS F 10.115 3 2.013 M
|
|
RBA[1] nCRAS F 11.594 3 2.334 M
|
|
RCKE RCLK R 6.343 3 1.287 M
|
|
RDQMH RCLK R 9.332 3 1.910 M
|
|
RDQML RCLK R 9.883 3 1.994 M
|
|
RD[0] nCCAS F 7.724 3 1.665 M
|
|
RD[1] nCCAS F 7.722 3 1.665 M
|
|
RD[2] nCCAS F 7.013 3 1.537 M
|
|
RD[3] nCCAS F 8.183 3 1.765 M
|
|
RD[4] nCCAS F 8.563 3 1.850 M
|
|
RD[5] nCCAS F 8.120 3 1.753 M
|
|
RD[6] nCCAS F 7.474 3 1.636 M
|
|
RD[7] nCCAS F 8.641 3 1.855 M
|
|
UFMCLK RCLK R 7.064 3 1.420 M
|
|
UFMSDI RCLK R 6.343 3 1.287 M
|
|
nRCAS RCLK R 6.343 3 1.287 M
|
|
nRCS RCLK R 7.182 3 1.446 M
|
|
nRRAS RCLK R 7.971 3 1.605 M
|
|
nRWE RCLK R 8.121 3 1.645 M
|
|
nUFMCS RCLK R 7.526 3 1.510 M
|
|
WARNING: you must also run trce with hold speed: 3
|
|
WARNING: you must also run trce with setup speed: M
|
|
|
|
|
|
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
</PRE></FONT>
|
|
</BODY>
|
|
</HTML>
|