2017-03-19 23:19:37 +00:00
|
|
|
; this was confirmed by measuring a delay loop
|
|
|
|
|
; for each speed. The delay loop was timed
|
|
|
|
|
; timed to 1/100 sec accuracy using the Ram
|
|
|
|
|
; Express II+ dclock.
|
2017-03-20 18:40:11 +00:00
|
|
|
.if ::spdpct
|
|
|
|
|
; percent speed table for any IIc Plus/Zip Chip
|
|
|
|
|
.byte %00000001,$00
|
|
|
|
|
.byte %00100000,$83
|
|
|
|
|
.byte %00010000,$80
|
|
|
|
|
.byte %00001000,$75
|
|
|
|
|
.byte %00000100,$67
|
|
|
|
|
.byte %01000000,$50
|
|
|
|
|
.byte %01100000,$42
|
|
|
|
|
.byte %01010000,$40
|
|
|
|
|
.byte %01001000,$38
|
|
|
|
|
.byte %11000000,$33
|
|
|
|
|
.byte %11100000,$28
|
|
|
|
|
.byte %11010000,$27
|
|
|
|
|
.byte %11001000,$25
|
|
|
|
|
.byte %11000100,$22
|
|
|
|
|
.byte %10100000,$21
|
|
|
|
|
.byte %10010000,$20
|
|
|
|
|
.byte %10001000,$19
|
|
|
|
|
.byte %10000100,$17
|
|
|
|
|
.else
|
|
|
|
|
; MHz speed table for 4 MHz IIc Plus
|
2017-03-19 06:34:25 +00:00
|
|
|
.byte %00000000,$00 ; 4.0000
|
|
|
|
|
.byte %00100011,$33 ; 3.3333
|
|
|
|
|
.byte %00010011,$20 ; 3.2000
|
|
|
|
|
.byte %00001011,$00 ; 3.0000
|
|
|
|
|
.byte %00000110,$67 ; 2.6667
|
|
|
|
|
.byte %01000010,$00 ; 2.0000
|
|
|
|
|
.byte %01100001,$67 ; 1.6667
|
|
|
|
|
.byte %01010001,$60 ; 1.6000
|
|
|
|
|
.byte %01001001,$50 ; 1.5000
|
|
|
|
|
.byte %11000001,$33 ; 1.3333
|
|
|
|
|
.byte %11100001,$11 ; 1.1111
|
|
|
|
|
.byte %11010001,$07 ; 1.0667
|
2017-03-19 23:17:51 +00:00
|
|
|
.byte %11001001,$00 ; 1.0000
|
2017-03-19 06:34:25 +00:00
|
|
|
.byte %11000100,$89 ; 0.8889
|
|
|
|
|
.byte %10100000,$83 ; 0.8333
|
|
|
|
|
.byte %10010000,$80 ; 0.8000
|
|
|
|
|
.byte %10001000,$75 ; 0.7500
|
|
|
|
|
.byte %10000100,$67 ; 0.6667
|
2017-03-20 18:40:11 +00:00
|
|
|
.endif
|
