mirror of https://github.com/KrisKennaway/bigapple.git synced 2025-01-14 03:30:58 +00:00

Go to file

kris aadc97efcb Port from py6502 to py65 since it is more mature and has fewer CPU

bugs.

Implement basic support for parts of the apple II memory map
- 64K address space is assembled from multiple memory regions
- a memory region can optionally intercept reads and/or writes
- memory regions may be marked non-writable (this has a bug and isn't
  yet working)
- execution handler can intercept execution to defined entry points
  when PC enters a memory region
- can trap when PC enters a memory region to an unhandled entry point

- basic support for some IO page soft switches and status registers
  - mostly just printing an event

- support loading boot1 image from sqlite DB

- load and install bits of the apple IIe ROM
  - but I don't think I have got all of the important bits from the
    image yet -- e.g. the CXROM image at alternate $C100 is not yet
    installed

2017-05-19 22:41:56 +01:00

apple2.schema

Initial schema for disk metadata

2017-05-04 21:25:33 +01:00

boot1_levenshtein.py

Clean up imports

2017-05-11 23:56:44 +01:00

build_levenshtein_graph.py

Build a JSON graph of the levenshtein distances between pairs of boot1

2017-05-11 23:54:59 +01:00

insert_disks.py

Add check for disk length not aligned to sector boundary