Fix a2audit regression on aux mem
This commit is contained in:
parent
8ebd745a63
commit
9ce9d1f96d
|
@ -188,6 +188,7 @@ func (mmu *memoryManager) accessWrite(address uint16) memoryHandler {
|
|||
return mmu.getPhysicalMainRAM(mmu.altMainRAMActiveWrite)
|
||||
}
|
||||
if address <= addressLimitIO {
|
||||
mmu.lastAddressPage = invalidAddressPage
|
||||
return mmu.apple2.io
|
||||
}
|
||||
if address <= addressLimitSlotsExtra {
|
||||
|
|
Loading…
Reference in New Issue