mirror of
https://github.com/kr239/68030tk.git
synced 2024-06-08 18:29:34 +00:00
95 lines
4.9 KiB
Plaintext
95 lines
4.9 KiB
Plaintext
#Build: Synplify Pro G-2012.09LC-SP1 , Build 035R, Mar 19 2013
|
|
#install: C:\Program Files (x86)\ispLever\synpbase
|
|
#OS: Windows 7 6.1
|
|
#Hostname: DEEPTHOUGHT
|
|
|
|
#Implementation: logic
|
|
|
|
$ Start of Compile
|
|
#Thu May 22 14:56:04 2014
|
|
|
|
Synopsys VHDL Compiler, version comp201209rcp1, Build 283R, built Mar 19 2013
|
|
@N|Running in 64-bit mode
|
|
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
|
|
|
|
@N: CD720 :"C:\Program Files (x86)\ispLever\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
|
|
@N:"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":13:7:13:14|Top entity is set to BUS68030.
|
|
File C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd changed - recompiling
|
|
VHDL syntax check successful!
|
|
File C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd changed - recompiling
|
|
@N: CD630 :"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":13:7:13:14|Synthesizing work.bus68030.behavioral
|
|
@W: CD638 :"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":112:7:112:15|Signal clk_030_d is undriven
|
|
Post processing for work.bus68030.behavioral
|
|
@W: CL169 :"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":118:32:118:34|Pruning register cpu_est_d(3 downto 0)
|
|
@W: CL169 :"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":117:32:117:34|Pruning register CLK_000_D5
|
|
@W: CL169 :"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":116:32:116:34|Pruning register CLK_000_D4
|
|
@W: CL169 :"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":115:32:115:34|Pruning register CLK_000_D3
|
|
@A: CL282 :"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":109:52:109:55|Feedback mux created for signal AMIGA_BUS_ENABLE -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
|
|
@W: CL117 :"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":183:2:183:3|Latch generated from process for signal CLK_REF(1 downto 0); possible missing assignment in an if or case statement.
|
|
@W: CL190 :"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":109:52:109:55|Optimizing register bit DSACK_INT(0) to a constant 1
|
|
@W: CL260 :"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":109:52:109:55|Pruning register bit 0 of DSACK_INT(1 downto 0)
|
|
@N: CL201 :"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":118:32:118:34|Trying to extract state machine for register cpu_est
|
|
@N: CL201 :"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":183:2:183:3|Trying to extract state machine for register SM_AMIGA
|
|
Extracted state machine for register SM_AMIGA
|
|
State machine has 8 reachable states with original encodings of:
|
|
000
|
|
001
|
|
010
|
|
011
|
|
100
|
|
101
|
|
110
|
|
111
|
|
@W: CL249 :"C:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":183:2:183:3|Initial value is not supported on state machine SM_AMIGA
|
|
@END
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
|
# Thu May 22 14:56:04 2014
|
|
|
|
###########################################################]
|
|
Map & Optimize Report
|
|
|
|
Synopsys CPLD Technology Mapper, Version maplat, Build 621R, Built Mar 19 2013
|
|
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
|
|
Product Version G-2012.09LC-SP1
|
|
@N: MF248 |Running in 64-bit mode.
|
|
Encoding state machine SM_AMIGA[0:7] (view:work.BUS68030(behavioral))
|
|
original code -> new code
|
|
000 -> 00000001
|
|
001 -> 00000010
|
|
010 -> 00000100
|
|
011 -> 00001000
|
|
100 -> 00010000
|
|
101 -> 00100000
|
|
110 -> 01000000
|
|
111 -> 10000000
|
|
@N: MO106 :"c:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":152:4:152:7|Found ROM, 'clk\.cpu_est_11[3:0]', 16 words by 4 bits
|
|
---------------------------------------
|
|
Resource Usage Report
|
|
|
|
Simple gate primitives:
|
|
DFFRH 7 uses
|
|
DFF 14 uses
|
|
DFFSH 16 uses
|
|
IBUF 35 uses
|
|
BUFTH 7 uses
|
|
OBUF 15 uses
|
|
BI_DIR 2 uses
|
|
AND2 159 uses
|
|
INV 127 uses
|
|
OR2 18 uses
|
|
XOR2 5 uses
|
|
DLATSH 1 use
|
|
DLATRH 1 use
|
|
|
|
|
|
@N: FC100 |Timing Report not generated for this device, please use place and route tools for timing analysis.
|
|
G-2012.09LC-SP1
|
|
Mapper successful!
|
|
|
|
At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 31MB peak: 95MB)
|
|
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
|
# Thu May 22 14:56:05 2014
|
|
|
|
###########################################################]
|