NuBusFPGA/nubus-to-ztex-gateware
Romain Dolbeau 0a4e49f2b2 updat e REF
2024-02-24 10:25:24 +01:00
..
ConsoleTest
hdl-util_hdmi@3200da4fc9 update, including support for ROM-in-builtin-flash 2023-10-14 10:37:15 +02:00
NuBusFPGAHDMIAudio HDMIAudio pick HW info from RSRC 2023-10-12 22:57:02 +02:00
NuBusFPGAInit
REF_20240223 updat e REF 2024-02-24 10:25:24 +01:00
VintageBusFPGA_Common@56129b4ddc updat e REF 2024-02-24 10:25:24 +01:00
XiBus@e20f6ca7c4
.gitignore update, including support for ROM-in-builtin-flash 2023-10-14 10:37:15 +02:00
74fct245.v
do_V1.2 updat e REF 2024-02-24 10:25:24 +01:00
MakeFile
mdio.py 'alt' hdmi from framebuffer, ROM config from gateware, settable pixel clock for non-alt hdmi 2024-02-17 08:38:17 +01:00
nubus_arbiter.v
nubus_cpld.ucf
nubus_cpld.v
nubus_cpldinfpga.v
nubus_cpu_wb.py
nubus_fpga_V1_0_timings.xdc
nubus_full_unified.py
nubus_master_tst.py
nubus_mem_wb.py
nubus_memfifo_wb.py
nubus_sampling.v
nubus_stat.py
nubus_to_fpga_export.py
nubus_to_fpga_soc.py 'alt' hdmi from framebuffer, ROM config from gateware, settable pixel clock for non-alt hdmi 2024-02-17 08:38:17 +01:00
nubus_V1_0.py
nubus_V1_0.v
nubus_V1_2.py
nubus_V1_2.v
nubus-to-ztex-io-signal.xdc
nubus-to-ztex-pin-signal.xdc
post_process_timings.sh
README.md more comments 2023-05-08 15:55:54 +02:00
slave_tb.sv
slave_V1.2_tb.sv
sn74cb3t3125.v
sn74cb3t3245.v
sn74lvt125.v
ztex213_nubus.py move some of board platform stuff to common 2023-11-18 10:06:51 +01:00

Compiling

Rom

Compiling the Declaration Rom (in DeclRom) requires the Retro68 toolchain.

The beginning of the Makefile in DeclROM/ needs to be adapted to point to the toolchain.

Microcode for acceleration

Compiling the acceleration code for the Framebuffer requires a RISC-V toolchain.

The script blit_goblin_nubus.sh in VintageBusFPGA_Common/ needs to be adapted to point to the appropriate toolchain.

Bitstream

Generating the bitstream requires Vivado, 2022 or newer should do. It also requires Litex, see for instance Linux-on-Litex-VexRiscv.

You will need LItex working, and an usable Vivado in yout $PATH.

Known issues

dependencies

There's an interesting issue where you need the DeclRom to generate the bitstream (by defualt the Rom is emebedded in it), but you need CSR headers created during the generation of the bitstream to compile the Declaration Rom. A simple workaround is to create a Rom file with a kilobyte or two of fake data, generate the bitstream, then compile the declaration rom, then re-generate the bitsteam with the proper Rom.

timings

While the main part of the design should be fine in terms of timings, some of the HDMI part isn't. At FullHD resolution (1920x1080 @ 60Hz)), It is 'normal' to have -0.808ns of WPWS, with 9 endpoints failing, in the hdmi5x_clk domain. It doesn't seem to affect the display. This is using the V1.2 54 MHz clock to Bank 34; using the primary 48 MHz clock instead (as in V1.0), the hdmi_clk is a 148.8 MHz instead of 148.5 and the WPPS is -0.811 instead (the 5x clock is at 744 Mhz instead of 742.5 MHz).

physical

The HDMI connector is low-riding on the PCB. The Mac case gets in the the HDMI plug from the cable, thus pushing the NuBusFPGA slightly out of verticality.

Also when plugging a PMod in the PMod connector, the soldered through-hole pins are dangerously close of the Mac shielding. An extra layer of insulation is recommended to avoid short-circuit.