Macintosh-HW/Warp-LC
1
0
Fork 0
mirror of https://github.com/garrettsworkshop/Warp-LC.git synced 2024-11-22 11:31:00 +00:00
Code Issues Projects Releases Wiki Activity
22482ee4e4
Warp-LC/SE-030.sch
Zane Kaminski 55c77e7fba add from other repo
2021-10-29 06:04:52 -04:00

530 lines
12 KiB
Plaintext
Raw Blame History

EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr USLetter 11000 8500
encoding utf-8
Sheet 1 7
Title "RAM2E II"
Date "2020-07-25"
Rev "1.0"
Comp "Garrett's Workshop"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Mechanical:MountingHole_Pad H5
U 1 1 5ED15A93
P 1950 7250
F 0 "H5" H 2050 7301 50 0000 L CNN
F 1 " " H 2050 7210 50 0000 L CNN
F 2 "stdpads:PasteHole_1.1mm_PTH" H 1950 7250 50 0001 C CNN
F 3 "~" H 1950 7250 50 0001 C CNN
1 1950 7250
1 0 0 -1
$EndComp
$Comp
L Mechanical:Fiducial FID1
U 1 1 5CC47A28
P 750 7550
F 0 "FID1" H 850 7596 50 0000 L CNN
F 1 "Fiducial" H 850 7505 50 0000 L CNN
F 2 "stdpads:Fiducial" H 750 7550 50 0001 C CNN
F 3 "~" H 750 7550 50 0001 C CNN
1 750 7550
1 0 0 -1
$EndComp
$Comp
L Mechanical:Fiducial FID3
U 1 1 5CC4921D
P 1250 7550
F 0 "FID3" H 1350 7596 50 0000 L CNN
F 1 "Fiducial" H 1350 7505 50 0000 L CNN
F 2 "stdpads:Fiducial" H 1250 7550 50 0001 C CNN
F 3 "~" H 1250 7550 50 0001 C CNN
1 1250 7550
1 0 0 -1
$EndComp
$Comp
L Mechanical:Fiducial FID2
U 1 1 5CC4DBD8
P 750 7750
F 0 "FID2" H 850 7796 50 0000 L CNN
F 1 "Fiducial" H 850 7705 50 0000 L CNN
F 2 "stdpads:Fiducial" H 750 7750 50 0001 C CNN
F 3 "~" H 750 7750 50 0001 C CNN
1 750 7750
1 0 0 -1
$EndComp
$Comp
L Mechanical:Fiducial FID4
U 1 1 5CC4DBDF
P 1250 7750
F 0 "FID4" H 1350 7796 50 0000 L CNN
F 1 "Fiducial" H 1350 7705 50 0000 L CNN
F 2 "stdpads:Fiducial" H 1250 7750 50 0001 C CNN
F 3 "~" H 1250 7750 50 0001 C CNN
1 1250 7750
1 0 0 -1
$EndComp
$Comp
L Mechanical:MountingHole_Pad H1
U 1 1 5CC53461
P 750 7250
F 0 "H1" H 850 7301 50 0000 L CNN
F 1 " " H 850 7210 50 0000 L CNN
F 2 "stdpads:PasteHole_1.1mm_PTH" H 750 7250 50 0001 C CNN
F 3 "~" H 750 7250 50 0001 C CNN
1 750 7250
1 0 0 -1
$EndComp
$Comp
L Mechanical:MountingHole_Pad H2
U 1 1 5CC795A2
P 1050 7250
F 0 "H2" H 1150 7301 50 0000 L CNN
F 1 " " H 1150 7210 50 0000 L CNN
F 2 "stdpads:PasteHole_1.1mm_PTH" H 1050 7250 50 0001 C CNN
F 3 "~" H 1050 7250 50 0001 C CNN
1 1050 7250
1 0 0 -1
$EndComp
$Comp
L Mechanical:MountingHole_Pad H3
U 1 1 5CC7E0B9
P 1350 7250
F 0 "H3" H 1450 7301 50 0000 L CNN
F 1 " " H 1450 7210 50 0000 L CNN
F 2 "stdpads:PasteHole_1.1mm_PTH" H 1350 7250 50 0001 C CNN
F 3 "~" H 1350 7250 50 0001 C CNN
1 1350 7250
1 0 0 -1
$EndComp
$Comp
L Mechanical:MountingHole_Pad H4
U 1 1 5CC7E0C0
P 1650 7250
F 0 "H4" H 1750 7301 50 0000 L CNN
F 1 " " H 1750 7210 50 0000 L CNN
F 2 "stdpads:PasteHole_1.1mm_PTH" H 1650 7250 50 0001 C CNN
F 3 "~" H 1650 7250 50 0001 C CNN
1 1650 7250
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0101
U 1 1 5CC8BAFD
P 1650 7350
F 0 "#PWR0101" H 1650 7100 50 0001 C CNN
F 1 "GND" H 1655 7177 50 0000 C CNN
F 2 "" H 1650 7350 50 0001 C CNN
F 3 "" H 1650 7350 50 0001 C CNN
1 1650 7350
1 0 0 -1
$EndComp
Wire Wire Line
1050 7350 750 7350
Connection ~ 1050 7350
Connection ~ 1350 7350
Wire Wire Line
1350 7350 1050 7350
Wire Wire Line
1950 7350 1650 7350
Wire Wire Line
1650 7350 1350 7350
Connection ~ 1650 7350
Wire Bus Line
1100 700 1300 700
Wire Bus Line
1100 800 1300 800
Wire Wire Line
1100 900 1300 900
Wire Bus Line
1100 1600 1300 1600
Wire Wire Line
1100 1000 1300 1000
Wire Wire Line
1100 5000 1300 5000
Wire Wire Line
1300 2100 1100 2100
Wire Wire Line
1300 2200 1100 2200
Wire Wire Line
1300 2500 1100 2500
Wire Wire Line
1300 2600 1100 2600
$Sheet
S 550 600 550 5700
U 5F6DA71D
F0 "PDS" 50
F1 "PDS.sch" 50
F2 "A[31..0]" I R 1100 800 50
F3 "~AS~" I R 1100 2100 50
F4 "R~W~" I R 1100 900 50
F5 "~RESET~" B R 1100 3400 50
F6 "~BERR~" O R 1100 5900 50
F7 "C16M" O R 1100 5000 50
F8 "~DS~" I R 1100 2200 50
F9 "~DSACK~0" B R 1100 2600 50
F10 "~DSACK~1" O R 1100 2500 50
F11 "SIZ[1..0]" I R 1100 1600 50
F12 "~HALT~" O R 1100 5800 50
F13 "FC[2..0]" I R 1100 700 50
F14 "~RMC~" I R 1100 1000 50
F15 "D[31..0]" B R 1100 3100 50
F16 "~IPL~[2..0]" O R 1100 6200 50
$EndSheet
Wire Bus Line
1100 3100 1300 3100
Wire Wire Line
1200 3400 1300 3400
Connection ~ 1200 3400
Wire Wire Line
1100 3400 1200 3400
Wire Bus Line
4300 3100 4300 3500
Wire Bus Line
2500 700 4000 700
Wire Wire Line
4400 1800 3900 1800
Wire Bus Line
4300 3500 4400 3500
Wire Wire Line
2500 900 4200 900
Wire Bus Line
4000 700 4000 1200
Wire Bus Line
4000 1200 3900 1200
Connection ~ 4000 700
Wire Bus Line
4000 700 4400 700
Wire Bus Line
3900 1300 4100 1300
Wire Bus Line
4100 1300 4100 800
Connection ~ 4100 800
Wire Bus Line
4100 800 4400 800
Wire Wire Line
4200 900 4200 1400
Wire Wire Line
4200 1400 3900 1400
Connection ~ 4200 900
Wire Wire Line
4200 900 4400 900
Wire Bus Line
2500 800 4100 800
$Sheet
S 5750 600 550 5700
U 5F72F108
F0 "MC68k" 50
F1 "MC68k.sch" 50
F2 "~AS~" O L 5750 2100 50
F3 "~RESET~" B L 5750 6100 50
F4 "~BERR~" I L 5750 5900 50
F5 "~CBREQ~" O L 5750 2300 50
F6 "D[31..0]" B L 5750 3100 50
F7 "~CIOUT~" O L 5750 1700 50
F8 "R~W~" O L 5750 900 50
F9 "~RMC~" O L 5750 1000 50
F10 "A[31..0]" O L 5750 800 50
F11 "FC[2..0]" O L 5750 700 50
F12 "SIZ[1..0]" O L 5750 1600 50
F13 "~DSACK~1" B L 5750 2500 50
F14 "~DSACK~0" B L 5750 2600 50
F15 "~IPL~[2..0]" I L 5750 6200 50
F16 "~DS~" O L 5750 2200 50
F17 "CPUCLK" I L 5750 5000 50
F18 "~CIIN~" I L 5750 5700 50
F19 "~STERM~" I L 5750 5500 50
F20 "~HALT~" I L 5750 5800 50
F21 "~CBACK~" I L 5750 5600 50
F22 "~ECS~" O L 5750 2000 50
F23 "FPUCLK" I L 5750 5200 50
F24 "FPU~CS~" I L 5750 5300 50
$EndSheet
Connection ~ 4300 3100
Wire Bus Line
4300 3100 4400 3100
Wire Bus Line
4400 1600 3900 1600
Wire Wire Line
4400 1700 3900 1700
Wire Wire Line
1200 6100 5750 6100
Wire Bus Line
1100 6200 5750 6200
Wire Wire Line
3900 2900 4400 2900
Wire Wire Line
3900 3000 4400 3000
Wire Wire Line
3900 2100 4400 2100
Wire Wire Line
3900 2000 4400 2000
Wire Wire Line
3900 2300 4400 2300
Wire Wire Line
3900 2200 4400 2200
Wire Wire Line
3900 2600 4400 2600
Wire Wire Line
3900 2700 4400 2700
Wire Wire Line
3900 2500 4400 2500
Wire Bus Line
3900 3100 4300 3100
Wire Wire Line
3900 5000 5750 5000
Wire Wire Line
3900 5200 5750 5200
Wire Wire Line
3900 5300 5750 5300
Wire Wire Line
3900 5600 5750 5600
Wire Wire Line
3900 5500 5750 5500
Wire Wire Line
3900 5700 5750 5700
Wire Wire Line
3900 5900 5750 5900
Wire Wire Line
3900 5800 5750 5800
Wire Wire Line
2600 5000 2500 5000
Wire Wire Line
2600 3400 2500 3400
Wire Wire Line
2600 3300 2500 3300
Wire Wire Line
2600 5900 2500 5900
Wire Wire Line
2600 5800 2500 5800
Wire Bus Line
2500 1300 2600 1300
Wire Bus Line
2600 1600 2500 1600
Wire Wire Line
2600 1800 2500 1800
Wire Wire Line
2600 1900 2500 1900
Wire Wire Line
2600 2100 2500 2100
Wire Wire Line
2600 2200 2500 2200
Wire Wire Line
2600 2500 2500 2500
Wire Wire Line
2600 2600 2500 2600
Wire Wire Line
2600 2900 2500 2900
Wire Wire Line
2600 3000 2500 3000
Wire Bus Line
2500 3100 2600 3100
Wire Bus Line
5650 3100 5750 3100
Wire Wire Line
5750 2600 5650 2600
Wire Wire Line
5750 2500 5650 2500
Wire Wire Line
5750 2300 5650 2300
Wire Wire Line
5750 2200 5650 2200
Wire Wire Line
5750 2100 5650 2100
Wire Wire Line
5750 2000 5650 2000
Wire Wire Line
5750 1700 5650 1700
Wire Bus Line
5650 1600 5750 1600
Wire Wire Line
5750 1000 5650 1000
Wire Wire Line
5750 900 5650 900
Wire Bus Line
5650 800 5750 800
Wire Bus Line
5650 700 5750 700
$Sheet
S 4400 3400 1250 1500
U 63261D60
F0 "RAM" 50
F1 "RAM.sch" 50
F2 "~RAS~" I L 4400 3800 50
F3 "~CAS~" I L 4400 3900 50
F4 "~CS~" I L 4400 3700 50
F5 "~WE~" I L 4400 4000 50
F6 "CKE" I L 4400 4100 50
F7 "CLK01" I L 4400 4700 50
F8 "RA[12..0]" I L 4400 4400 50
F9 "D[31..0]" B L 4400 3500 50
F10 "CLK23" I L 4400 4800 50
F11 "BA[1..0]" I L 4400 4300 50
F12 "DQM[3..0]" I L 4400 4500 50
$EndSheet
Wire Wire Line
3900 4800 4400 4800
Wire Wire Line
3900 4700 4400 4700
Wire Bus Line
4400 4500 3900 4500
Wire Bus Line
4400 4400 3900 4400
Wire Bus Line
4400 4300 3900 4300
Wire Wire Line
3900 4100 4400 4100
Wire Wire Line
3900 4000 4400 4000
Wire Wire Line
3900 3900 4400 3900
Wire Wire Line
3900 3800 4400 3800
Wire Wire Line
3900 3700 4400 3700
Wire Wire Line
1100 5900 1300 5900
Wire Wire Line
1300 5800 1100 5800
Wire Wire Line
1200 3400 1200 6100
$Sheet
S 1300 600 1200 5400
U 60941922
F0 "PDSBuf" 50
F1 "PDSBuf.sch" 50
F2 "A~OE~" I R 2500 1800 50
F3 "ADoutLE" I R 2500 1900 50
F4 "IOB_R~W~" O L 1300 900 50
F5 "IOB_SIZ[1..0]" O L 1300 1600 50
F6 "IOB_FC[2..0]" O L 1300 700 50
F7 "IOB_C16M" I L 1300 5000 50
F8 "IOB_~RESET~" B L 1300 3400 50
F9 "IOB_~HALT~" I L 1300 5800 50
F10 "IOB_~DSACK~1" I L 1300 2500 50
F11 "IOB_~DSACK~0" I L 1300 2600 50
F12 "IOB_~AS~" O L 1300 2100 50
F13 "D~OE~" I R 2500 2900 50
F14 "IOB_D[31..0]" B L 1300 3100 50
F15 "DDIR" I R 2500 3000 50
F16 "IOB_~DS~" O L 1300 2200 50
F17 "IOC_SIZ[1..0]" I R 2500 1600 50
F18 "IOC_~AS~" I R 2500 2100 50
F19 "IOC_~DS~" I R 2500 2200 50
F20 "FSB_R~W~" I R 2500 900 50
F21 "IOC_D[31..0]" B R 2500 3100 50
F22 "IOB_A[31..0]" O L 1300 800 50
F23 "IOC_C16M" O R 2500 5000 50
F24 "FSB_~RESET~" O R 2500 3400 50
F25 "IOC_~HALT~" O R 2500 5800 50
F26 "IOC_~DSACK~1" O R 2500 2500 50
F27 "IOC_~DSACK~0" O R 2500 2600 50
F28 "IOB_~RMC~" I L 1300 1000 50
F29 "IOC_~BERR~" O R 2500 5900 50
F30 "FSB_A[31..4]" I R 2500 800 50
F31 "IOC_A[3..0]" I R 2500 1300 50
F32 "FSB_FC[2..0]" I R 2500 700 50
F33 "IOB_~BERR~" I L 1300 5900 50
F34 "RESET~OE~" I R 2500 3300 50
$EndSheet
$Sheet
S 2600 1100 1300 4900
U 5F723173
F0 "Control" 50
F1 "Control.sch" 50
F2 "IOB_A~OE~" I L 2600 1800 50
F3 "IOC_~AS~" O L 2600 2100 50
F4 "IOC_~DS~" O L 2600 2200 50
F5 "FSB_R~W~" B R 3900 1400 50
F6 "IOB_D[31..0]" B L 2600 3100 50
F7 "FSB_A[31..0]" B R 3900 1300 50
F8 "IOB_C16M" I L 2600 5000 50
F9 "IOB_~HALT~" I L 2600 5800 50
F10 "IOB_~DSACK~1" I L 2600 2500 50
F11 "IOB_~DSACK~0" I L 2600 2600 50
F12 "FSB_~RMC~" B R 3900 1500 50
F13 "IOB_~BERR~" I L 2600 5900 50
F14 "IOB_A[3..0]" O L 2600 1300 50
F15 "FSB_FC[2..0]" B R 3900 1200 50
F16 "RESET~OE~" O L 2600 3300 50
F17 "IOB_ADoutLE" I L 2600 1900 50
F18 "IOB_DDIR" I L 2600 3000 50
F19 "IOB_D~OE~" I L 2600 2900 50
F20 "~RESET~" I L 2600 3400 50
F21 "IOB_SIZ[1..0]" O L 2600 1600 50
F22 "FSB_D[31..0]" B R 3900 3100 50
F23 "FSB_~DS~" I R 3900 2200 50
F24 "FSB_~AS~" I R 3900 2100 50
F25 "FSB_~CIOUT~" I R 3900 1700 50
F26 "FSB_SIZ[1..0]" I R 3900 1600 50
F27 "FSB_~CBREQ~" I R 3900 2300 50
F28 "CPU_~DSACK~1" O R 3900 2500 50
F29 "CPU_~DSACK~0" O R 3900 2600 50
F30 "FSB_~ECS~" I R 3900 2000 50
F31 "DSACK~OE~" O R 3900 2700 50
F32 "CPU_D~OE~" O R 3900 2900 50
F33 "CPU_DDIR" O R 3900 3000 50
F34 "CPU_A~OE~" O R 3900 1800 50
F35 "CPUCLK" O R 3900 5000 50
F36 "FPUCLK" O R 3900 5200 50
F37 "FPU~CS~" O R 3900 5300 50
F38 "CPU_~STERM~" O R 3900 5500 50
F39 "CPU_~CBACK~" O R 3900 5600 50
F40 "CPU_~CIIN~" O R 3900 5700 50
F41 "CPU_~HALT~" O R 3900 5800 50
F42 "CPU_~BERR~" O R 3900 5900 50
F43 "RAM_~CS~" O R 3900 3700 50
F44 "RAM_~RAS~" O R 3900 3800 50
F45 "RAM_~CAS~" O R 3900 3900 50
F46 "RAM_~WE~" O R 3900 4000 50
F47 "RAM_CKE" O R 3900 4100 50
F48 "RAM_BA[1..0]" O R 3900 4300 50
F49 "RAM_RA[12..0]" O R 3900 4400 50
F50 "RAM_DQM[3..0]" O R 3900 4500 50
F51 "RAM_CLK01" O R 3900 4700 50
F52 "RAM_CLK23" O R 3900 4800 50
$EndSheet
$Sheet
S 4400 600 1250 2600
U 629B918A
F0 "CPUBuf" 50
F1 "CPUBuf.sch" 50
F2 "D~OE~" I L 4400 2900 50
F3 "DDIR" I L 4400 3000 50
F4 "CPU_D[31..0]" B R 5650 3100 50
F5 "A~OE~" I L 4400 1800 50
F6 "CPU_~CBREQ~" I R 5650 2300 50
F7 "CPU_~DS~" I R 5650 2200 50
F8 "CPU_~AS~" I R 5650 2100 50
F9 "CPU_~CIOUT~" I R 5650 1700 50
F10 "CPU_R~W~" I R 5650 900 50
F11 "CPU_~RMC~" I R 5650 1000 50
F12 "FSB_~DS~" O L 4400 2200 50
F13 "FSB_~AS~" O L 4400 2100 50
F14 "FSB_R~W~" T L 4400 900 50
F15 "FSB_~RMC~" T L 4400 1500 50
F16 "FSB_~CIOUT~" O L 4400 1700 50
F17 "FSB_A[31..0]" T L 4400 800 50
F18 "CPU_A[31..0]" I R 5650 800 50
F19 "FSB_FC[2..0]" T L 4400 700 50
F20 "FSB_SIZ[1..0]" O L 4400 1600 50
F21 "FSB_~CBREQ~" O L 4400 2300 50
F22 "FSB_D[31..0]" B L 4400 3100 50
F23 "CPU_FC[2..0]" I R 5650 700 50
F24 "CPU_SIZ[1..0]" I R 5650 1600 50
F25 "DSACK~OE~" I L 4400 2700 50
F26 "CPU_~DSACK~1" T R 5650 2500 50
F27 "CPU_~DSACK~0" T R 5650 2600 50
F28 "FSB_~DSACK~1" I L 4400 2500 50
F29 "FSB_~DSACK~0" I L 4400 2600 50
F30 "CPU_~ECS~" I R 5650 2000 50
F31 "FSB_~ECS~" O L 4400 2000 50
$EndSheet
Wire Wire Line
3900 1500 4400 1500
$EndSCHEMATC
Reference in New Issue View Git Blame Copy Permalink