Files
Warp-LC/fpga/ipcore_dir/CLK/implement/xst.prj
Zane Kaminski 8c91d823f7 screwing around
2021-10-29 10:04:15 -04:00

3 lines
68 B
Plaintext

verilog work ../../CLK.v
verilog work ../example_design/CLK_exdes.v